Skip to content

Commit 39bc430

Browse files
committed
tests/pyb: Adjust UART and Timer tests to work on PYBD_SF6.
1 parent 073c5f3 commit 39bc430

File tree

3 files changed

+2
-3
lines changed

3 files changed

+2
-3
lines changed

tests/pyb/timer.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -16,4 +16,4 @@
1616
tim = Timer(2, freq=100)
1717
print(tim.freq())
1818
tim.freq(0.001)
19-
print(tim.freq())
19+
print('{:.3f}'.format(tim.freq()))

tests/pyb/uart.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
from pyb import UART
22

33
# test we can correctly create by id
4-
for bus in (-1, 0, 1, 2, 5, 6, 7):
4+
for bus in (-1, 0, 1, 2, 5, 6):
55
try:
66
UART(bus, 9600)
77
print("UART", bus)

tests/pyb/uart.py.exp

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,6 @@ UART 1
44
UART 2
55
ValueError 5
66
UART 6
7-
ValueError 7
87
UART(1, baudrate=9600, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=3, rxbuf=64)
98
UART(1, baudrate=2400, bits=8, parity=None, stop=1, flow=0, timeout=0, timeout_char=7, rxbuf=64)
109
0

0 commit comments

Comments
 (0)