We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Can you help me understand how you came up with the acia delay values? I've been looking at this for a while and don't quite understand:
acia_delay: phy ; Save Y Reg phx ; Save X Reg ldy #6 ; Get delay value (clock rate in MHz 2 clock cycles) @minidly: ldx #$68 ; Seed X reg
What would this look like to delay for a 2400 bps connection?
The text was updated successfully, but these errors were encountered:
No branches or pull requests
Can you help me understand how you came up with the acia delay values? I've been looking at this for a while and don't quite understand:
What would this look like to delay for a 2400 bps connection?
The text was updated successfully, but these errors were encountered: