Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

acia delay values #2

Open
mrdoornbos opened this issue Apr 18, 2023 · 0 comments
Open

acia delay values #2

mrdoornbos opened this issue Apr 18, 2023 · 0 comments

Comments

@mrdoornbos
Copy link

Can you help me understand how you came up with the acia delay values? I've been looking at this for a while and don't quite understand:

acia_delay:
  phy                         ; Save Y Reg
  phx                         ; Save X Reg
  ldy   #6                    ; Get delay value (clock rate in MHz 2 clock cycles)
@minidly:
  ldx   #$68                  ; Seed X reg

What would this look like to delay for a 2400 bps connection?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant