Skip to content
This repository has been archived by the owner on Jul 27, 2020. It is now read-only.

Latest commit

 

History

History
15 lines (14 loc) · 521 Bytes

README.md

File metadata and controls

15 lines (14 loc) · 521 Bytes

HIT-DigitalElectronicTechnology

  • Homework - 大作业
  • Experiment - 实验
    • FPGA1 - FPGA应用1
      • 2fullAdd - 基于74138的双全加器
      • fullAdd - 基于门电路的全加器
      • 4vote - 四人表决电路
      • vFullAdd - 基于Verilog HDL的全加器
      • CheckOddEven - 8位奇偶校验电路
    • FPGA2 - FPGA应用2
      • seg7 - 7段显示译码器
      • counter_b - 4位二进制加减计数器
      • fulladd8 - 8位加法器
    • design - 自主设计实验