Skip to content

DFLL reference clock setting #5

Open
@awatterott

Description

@awatterott

I saw that the DFLL reference clock is set to 8MHz, but the maximum is 33kHz and so the DFLL will not work in closed loop mode (it will not lock).
Datasheet -> Maximum Peripheral Clock Frequencies -> GCLK_DFLL48M_REF

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions