Skip to content

Latest commit

 

History

History
4 lines (2 loc) · 59 Bytes

README.md

File metadata and controls

4 lines (2 loc) · 59 Bytes
Raw

Verilog-A model

Here is verilog-A files for PLL design