Skip to content

Commit efeece6

Browse files
committed
add riscv64 support
1 parent 3d51e39 commit efeece6

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

ci/ci.py

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -396,6 +396,8 @@ def get_platform(self, tag: str) -> str:
396396
return "arm64"
397397
case "arm32":
398398
return "arm"
399+
case "riscv":
400+
return "riscv64"
399401
case _:
400402
return "amd64"
401403

0 commit comments

Comments
 (0)