Skip to content

Latest commit

 

History

History
7 lines (5 loc) · 289 Bytes

README.md

File metadata and controls

7 lines (5 loc) · 289 Bytes

sap-1 (WIP)

simple as possible - 1... and part sap-2

A verilog implementation of the awesome book Digital computer electronics by Albert Paul Malvino

This project aims to give me a better understanding of the fundamentals of the lowest levels of computer science and CPU design.