Skip to content
This repository was archived by the owner on Aug 1, 2024. It is now read-only.

Commit 22ab9ec

Browse files
committed
Fix CI
1 parent 8c22c5c commit 22ab9ec

File tree

2 files changed

+3
-2
lines changed

2 files changed

+3
-2
lines changed

.cargo/config.toml

+2-2
Original file line numberDiff line numberDiff line change
@@ -1,9 +1,9 @@
11
[build]
22
# Uncomment the relevant target for your chip here (ESP32, ESP32-S2, ESP32-S3 or ESP32-C3)
3-
target = "xtensa-esp32-espidf"
3+
#target = "xtensa-esp32-espidf"
44
#target = "xtensa-esp32s2-espidf"
55
#target = "xtensa-esp32s3-espidf"
6-
#target = "riscv32imc-esp-espidf"
6+
target = "riscv32imc-esp-espidf"
77
#target = "riscv32imac-esp-espidf"
88

99
[target.xtensa-esp32-espidf]

src/main.rs

+1
Original file line numberDiff line numberDiff line change
@@ -89,6 +89,7 @@ include!(env!("EMBUILD_GENERATED_SYMBOLS_FILE"));
8989
const ULP: &[u8] = include_bytes!(env!("EMBUILD_GENERATED_BIN_FILE"));
9090

9191
thread_local! {
92+
#[allow(clippy::thread_local_initializer_can_be_made_const)]
9293
static TLS: RefCell<u32> = const { RefCell::new(13) };
9394
}
9495

0 commit comments

Comments
 (0)