Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Figure out how to fix the flip flop schematic rendering #11

Open
mithro opened this issue Aug 10, 2022 · 0 comments
Open

Figure out how to fix the flip flop schematic rendering #11

mithro opened this issue Aug 10, 2022 · 0 comments

Comments

@mithro
Copy link
Contributor

mithro commented Aug 10, 2022

Expected Behavior

Flip flop schematic rendering should look more like this;

image

This is likely because Yosys can't pull part or otherwise understand the UDP (user defined primitive) is actually a flip flop.

Actual Behavior

Flip flop schematic rendering looks like this;

image

image
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
GF180MCU PDK Backlog
Status: 🔖 Ready
Milestone
No milestone
Development

No branches or pull requests
1 participant
@mithro