1
+ #
2
+ # © Copyright 2021 Xilinx, Inc.
3
+ # Licensed under the Apache License, Version 2.0 (the "License");
4
+ # you may not use this file except in compliance with the License.
5
+ # You may obtain a copy of the License at
6
+ # http://www.apache.org/licenses/LICENSE-2.0
7
+ # Unless required by applicable law or agreed to in writing, software
8
+ # distributed under the License is distributed on an "AS IS" BASIS,
9
+ # WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
10
+ # See the License for the specific language governing permissions and
11
+ # limitations under the License.
12
+ #
13
+
1
14
# Removes all waves from the viewer
2
15
remove_wave -of [get_wave_config] [get_waves -of [get_wave_config] *]
3
16
17
+ set S2MM [add_wave_group S2MM]
4
18
set s2mm_intf [get_objects -r $scope_path /s2mm_1/m_axi_gmem -filter {type==proto_inst}]
5
- add_wave $s2mm_intf
19
+ add_wave -into $S2MM $s2mm_intf
6
20
7
21
set s2mm_intf [get_objects -r $scope_path /s2mm_1/s -filter {type==proto_inst}]
8
- add_wave $s2mm_intf
22
+ add_wave -into $S2MM $s2mm_intf
9
23
24
+ set DDR4 [add_wave_group DDR4]
10
25
set ddr4_intf [get_objects -r $scope_path /noc_ddr4/S00_AXI -filter {type==proto_inst}]
11
- add_wave $ddr4_intf
26
+ add_wave -into $DDR4 $ddr4_intf
12
27
28
+ set AIENGINE [add_wave_group AIENGINE]
13
29
set aie_intf [get_objects -r $scope_path /ai_engine_0/M00_AXIS -filter {type==proto_inst}]
14
- add_wave $aie_intf
30
+ add_wave -into $AIENGINE $aie_intf
31
+
32
+ set CIPS_NOC [add_wave_group CIPS_NOC]
33
+ set cips_intf [get_objects -r $scope_path /cips_noc/*S00_AXI*tlm -filter {type==proto_inst}]
34
+ add_wave -into $CIPS_NOC $cips_intf
35
+
36
+ set cips_intf [get_objects -r $scope_path /cips_noc/*M00_AXI*tlm -filter {type==proto_inst}]
37
+ add_wave -into $CIPS_NOC $cips_intf
0 commit comments