forked from f4pga/f4pga-arch-defs
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathmux_gen.py
executable file
·415 lines (334 loc) · 14.6 KB
/
mux_gen.py
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
#!/usr/bin/env python3
"""
Generate MUX.
MUXes come in two types,
1) Configurable via logic signals,
2) Statically configured by PnR (called "routing") muxes.
"""
import argparse
import io
import itertools
import lxml.etree as ET
import math
import os
import sys
from lib import mux as mux_lib
from lib.argparse_extra import ActionStoreBool
from lib.asserts import assert_eq
parser = argparse.ArgumentParser(
description='Generate a MUX wrapper.',
fromfile_prefix_chars='@',
prefix_chars='-~'
)
parser.add_argument(
'--verbose', '--no-verbose',
action=ActionStoreBool, default=os.environ.get('V', '')=='1',
help="Print lots of information about the generation.")
parser.add_argument(
'--width', type=int, default=8,
help="Width of the MUX.")
parser.add_argument(
'--type', choices=['logic', 'routing'],
default='logic',
help="Type of MUX.")
parser.add_argument(
'--split-inputs',
action=ActionStoreBool, default=False,
help="Split the inputs into separate signals")
parser.add_argument(
'--split-selects',
action=ActionStoreBool, default=False,
help="Split the selects into separate signals")
parser.add_argument(
'--name-mux', type=str, default='MUX',
help="Name of the mux.")
parser.add_argument(
'--name-input', type=str, default='I',
help="Name of the input values for the mux.")
parser.name_inputs = parser.add_argument(
'--name-inputs', type=str, default=None,
help="Comma deliminator list for the name of each input to the mux (implies --split-inputs).")
parser.add_argument(
'--name-output', type=str, default='O',
help="Name of the output value for the mux.")
parser.add_argument(
'--name-select', type=str, default='S',
help="Name of the select parameter for the mux.")
parser.name_selects = parser.add_argument(
'--name-selects', type=str, default=None,
help="Comma deliminator list for the name of each select to the mux (implies --split-selects).")
parser.add_argument(
'--order', choices=[''.join(x) for x in itertools.permutations('ios')]+[''.join(x) for x in itertools.permutations('io')],
default='iso',
help="""Order of the arguments for the MUX. (i - Inputs, o - Output, s - Select)""")
parser.add_argument(
'--outdir', default=None,
help="""Directory to output generated content too.""")
parser.add_argument(
'--outfilename', default=None,
help="""Filename to output generated content too.""")
parser.add_argument(
'--comment', default=None,
help="""Add some type of comment to the mux.""")
parser.add_argument(
'--num_pb', default=1,
help="""Set the num_pb for the mux.""")
parser.add_argument(
'--subckt', default=None,
help="""Override the subcircuit name.""")
def main(argv):
call_args = list(argv)
args = parser.parse_args()
def output_block(name, s):
if args.verbose:
print()
print(name, '-'*(75-(len(name)+1)))
print(s, end="")
if s[-1] != '\n':
print()
print('-'*75)
args.width_bits = mux_lib.clog2(args.width)
def normpath(p, to=None):
p = os.path.realpath(os.path.abspath(p))
if to is None:
return p
return os.path.relpath(p, normpath(to))
mypath = normpath(__file__)
if not args.outdir:
outdir = os.path.join(".", args.name_mux.lower())
else:
outdir = args.outdir
outdir = normpath(outdir)
mydir = normpath(os.path.dirname(mypath), to=outdir)
mypath = normpath(mypath, to=outdir)
mux_dir = normpath(os.path.join(mydir, '..', 'vpr', 'muxes'), to=outdir)
buf_dir = normpath(os.path.join(mydir, '..', 'vpr', 'buf'), to=outdir)
mux_mk = normpath(os.path.join(mydir, '..', 'common', 'make', 'mux.mk'), to=outdir)
if args.name_inputs:
assert_eq(args.name_input, parser.get_default("name_input"))
args.name_input = None
args.split_inputs = True
names = args.name_inputs.split(',')
assert len(names) == args.width, "%s input names, but %s needed." % (names, args.width)
args.name_inputs = names
elif args.split_inputs:
args.name_inputs = [args.name_input+str(i) for i in range(args.width)]
parser.name_inputs.default = args.name_inputs
assert_eq(parser.get_default("name_inputs"), args.name_inputs)
if args.name_selects:
assert_eq(args.name_select, parser.get_default("name_select"))
args.name_select = None
args.split_selects = True
names = args.name_selects.split(',')
assert len(names) == args.width_bits, "%s select names, but %s needed." % (names, args.width_bits)
args.name_selects = names
elif args.split_selects:
args.name_selects = [args.name_select+str(i) for i in range(args.width_bits)]
parser.name_selects.default = args.name_selects
assert_eq(parser.get_default("name_selects"), args.name_selects)
os.makedirs(outdir, exist_ok=True)
# Generated headers
generated_with = """
Generated with %s
""" % mypath
if args.comment:
generated_with = "\n".join([args.comment, generated_with])
# XML Files can't have "--" in them, so instead we use ~~
xml_comment = generated_with.replace("--", "~~")
# ------------------------------------------------------------------------
# Create a makefile to regenerate files.
# ------------------------------------------------------------------------
makefile_file = os.path.join(outdir, "Makefile.mux")
if not args.outfilename:
args.outfilename = args.name_mux.lower()
model_xml_filename = '%s.model.xml' % args.outfilename
pbtype_xml_filename = '%s.pb_type.xml' % args.outfilename
sim_filename = '%s.sim.v' % args.outfilename
output_files = [model_xml_filename, pbtype_xml_filename, sim_filename, 'Makefile.mux']
commit_files = ["Makefile.mux"]
remove_files = [f for f in output_files if f not in commit_files]
new_makefile_contents = io.StringIO()
if True:
f = new_makefile_contents
# Comment goes first so it is the first thing people see.
if args.comment:
print("MUX_COMMENT = {}".format(args.comment), file=f)
# Required values
print("MUX_TYPE = {}".format(args.type.lower()), file=f)
print("MUX_OUTFILE = {}".format(args.outfilename), file=f)
print("MUX_NAME = {}".format(args.name_mux), file=f)
print("MUX_WIDTH = {}".format(args.width), file=f)
# Optional values
if args.split_inputs:
print("MUX_SPLIT_INPUTS = 1", file=f)
if args.name_inputs != parser.get_default('name_inputs'):
print("MUX_INPUTS = {}".format(",".join(args.name_inputs)), file=f)
else:
if args.name_input != parser.get_default('name_input'):
print("MUX_INPUT = {}".format(args.name_input), file=f)
if args.split_selects:
print("MUX_SPLIT_SELECTS = 1", file=f)
if args.name_selects != parser.get_default('name_selects'):
print("MUX_SELECTS = {}".format(",".join(args.name_selects)), file=f)
else:
if args.name_select != parser.get_default('name_select'):
print("MUX_SELECT = {}".format(args.name_select), file=f)
if args.name_output != parser.get_default('name_output'):
print("MUX_OUTPUT = {}".format(args.name_output), file=f)
if args.order != parser.get_default('order'):
print("MUX_ORDER = {}".format(args.order), file=f)
if args.subckt != parser.get_default('subckt'):
print("MUX_SUBCKT = {}".format(args.subckt), file=f)
new_makefile_contents = new_makefile_contents.getvalue()
if not os.path.exists(makefile_file):
current_makefile_contents = ""
else:
current_makefile_contents = open(makefile_file, "r").read()
if current_makefile_contents != new_makefile_contents:
open(makefile_file, "w").write(new_makefile_contents)
output_block("Makefile.mux", open(makefile_file).read())
# ------------------------------------------------------------------------
# Work out the port and their names
# ------------------------------------------------------------------------
port_names = []
for i in args.order:
if i == 'i':
if args.split_inputs:
port_names.extend((mux_lib.MuxPinType.INPUT, args.name_inputs[j], 1, '[%i]' % j) for j in range(args.width))
else:
# verilog range bounds are inclusive and convention is [<width-1>:0]
port_names.append((mux_lib.MuxPinType.INPUT, args.name_input, args.width, '[%i:0]' % (args.width - 1)))
elif i == 's':
if args.split_selects:
port_names.extend((mux_lib.MuxPinType.SELECT, args.name_selects[j], 1, '[%i]' % j) for j in range(args.width_bits))
else:
assert args.name_select is not None
# verilog array range bounds are inclusive and convention is [<width-1>:0]
port_names.append((mux_lib.MuxPinType.SELECT, args.name_select, args.width_bits, '[%i:0]' % (args.width_bits - 1)))
elif i == 'o':
port_names.append((mux_lib.MuxPinType.OUTPUT, args.name_output, 1, ''))
# ------------------------------------------------------------------------
# Generate the sim.v Verilog module
# ------------------------------------------------------------------------
defs = {'i': 'input wire', 's': 'input wire', 'o': 'output wire'}
sim_pathname = os.path.join(outdir, sim_filename)
with open(sim_pathname, "w") as f:
module_args = []
for type, name, _, _ in port_names:
if args.type == 'routing' and type == mux_lib.MuxPinType.SELECT:
continue
module_args.append(name)
mux_prefix = {'logic': '', 'routing': 'r'}[args.type]
mux_class = {'logic': 'mux', 'routing': 'routing'}[args.type]
f.write("/* ")
f.write("\n * ".join(generated_with.splitlines()))
f.write("\n */\n\n")
f.write('`include "%s/%s/%smux%i/%smux%i.sim.v"\n' % (
mux_dir, 'logic',
'', args.width,
'', args.width,
))
f.write("\n")
f.write('(* blackbox *) (* CLASS="%s" *)\n' % mux_class)
f.write("module %s(%s);\n" % (args.name_mux, ", ".join(module_args)))
previous_type = None
for type, name, width, index in port_names:
if previous_type != type:
f.write("\n")
previous_type = type
if args.type == 'routing' and type == mux_lib.MuxPinType.SELECT:
if width == 1:
f.write('\tparameter [0:0] %s = 0;\n' % (name))
else:
f.write('\tparameter %s %s = 0;\n' % (index, name))
continue
if width == 1:
f.write('\t%s %s;\n' % (type.verilog(), name))
else:
f.write('\t%s %s %s;\n' % (type.verilog(), index, name))
f.write("\n")
f.write('\tMUX%s mux (\n' % args.width)
for i in range(0, args.width):
j = 0
for type, name, width, index in port_names:
if type != mux_lib.MuxPinType.INPUT:
continue
if j+width <= i:
j += width
continue
break
if width == 1:
f.write('\t\t.I%i(%s),\n' % (i, name))
else:
f.write('\t\t.I%i(%s[%i]),\n' % (i, name, i-j))
for i in range(0, args.width_bits):
j = 0
for type, name, width, index in port_names:
if type != mux_lib.MuxPinType.SELECT:
continue
if j+width < i:
j += width
continue
break
if width == 1:
f.write('\t\t.S%i(%s),\n' % (i, name))
else:
f.write('\t\t.S%i(%s[%i]),\n' % (i, name, i-j))
for type, name, width, index in port_names:
if type != mux_lib.MuxPinType.OUTPUT:
continue
break
assert_eq(width , 1)
f.write('\t\t.O(%s)\n\t);\n' % name)
f.write('endmodule\n')
output_block(sim_filename, open(sim_pathname).read())
if args.type == 'logic':
subckt = args.subckt or args.name_mux
assert subckt
elif args.type == 'routing':
assert args.subckt is None
subckt = None
# ------------------------------------------------------------------------
# Generate the Model XML form.
# ------------------------------------------------------------------------
def xml_comment_indent(n, s):
return ("\n"+" "*n).join(s.splitlines()+[""])
if args.type == 'logic':
models_xml = ET.Element('models')
models_xml.append(ET.Comment(xml_comment_indent(4, xml_comment)))
model_xml = ET.SubElement(models_xml, 'model', {'name': subckt})
input_ports = ET.SubElement(model_xml, 'input_ports')
output_ports = ET.SubElement(model_xml, 'output_ports')
for type, name, width, index in port_names:
if type in (mux_lib.MuxPinType.INPUT, mux_lib.MuxPinType.SELECT):
ET.SubElement(
input_ports, 'port', {
'name': name,
'combinational_sink_ports': ','.join(n for t, n, w, i in port_names if t in (mux_lib.MuxPinType.OUTPUT,)),
})
elif type in (mux_lib.MuxPinType.OUTPUT,):
ET.SubElement(output_ports, 'port', {'name': args.name_output})
models_str = ET.tostring(models_xml, pretty_print=True).decode('utf-8')
else:
models_str = "<models><!-- No models for routing elements.--></models>"
output_block(model_xml_filename, models_str)
with open(os.path.join(outdir, model_xml_filename), "w") as f:
f.write(models_str)
# ------------------------------------------------------------------------
# Generate the pb_type XML form.
# ------------------------------------------------------------------------
pb_type_xml = mux_lib.pb_type_xml(
mux_lib.MuxType[args.type.upper()],
args.name_mux,
port_names,
subckt=subckt,
num_pb=args.num_pb,
comment=xml_comment_indent(4, xml_comment),
)
pb_type_str = ET.tostring(pb_type_xml, pretty_print=True).decode('utf-8')
output_block(pbtype_xml_filename, pb_type_str)
with open(os.path.join(outdir, pbtype_xml_filename), "w") as f:
f.write(pb_type_str)
print("Generated mux {} in {}".format(args.name_mux, outdir))
if __name__ == "__main__":
sys.exit(main(sys.argv))