forked from f4pga/f4pga-arch-defs
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathMakefile
49 lines (36 loc) · 1.02 KB
/
Makefile
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
# Include files
include make/inc/common.mk
include make/inc/files.mk
# Generated files
include make/gen.mk
# Dependency generation
include make/deps.mk
# Conda environment
include make/env.mk
# Rules for converting XXX.sim.v files into images
include make/xml.mk
include make/third_party.mk
include make/sim.mk
print_vars:
@$(foreach V,$(DEFINED_VARIABLES),$(info $V=$($V) ($(value $V))))
.PHONY: print_vars
# ------------------------------------------
all: | redir .git/info/exclude
@true
.PHONY: all
.DEFAULT_GOAL := all
test:
$(call heading,Running Python utils tests)
@$(MAKE) -C utils tests $(result)
$(call heading,$(PURPLE)Aritx 7:$(NC)Running Verilog to Routing tests)
@$(MAKE) ARCH=artix7 -C tests $(result)
$(call heading,$(PURPLE)iCE40:$(NC)Running Verilog to Routing tests)
@$(MAKE) ARCH=ice40 -C tests $(result)
$(call heading,$(PURPLE)Test Arch:$(NC)Running Verilog to Routing tests)
@$(MAKE) ARCH=testarch -C tests $(result)
.PHONY: test
clean:
@true
dist-clean: clean
@true
.PHONY: clean dist-clean