Skip to content

Commit 8265d7c

Browse files
committed
Ignore log and asm file
1 parent 248af55 commit 8265d7c

File tree

3 files changed

+5
-1
lines changed

3 files changed

+5
-1
lines changed

.gitignore

+3
Original file line numberDiff line numberDiff line change
@@ -12,3 +12,6 @@ qrun.log
1212
*.ucdb
1313
*.vstf
1414
riscv_dv.egg-info
15+
pygen/pygen_src/test/out/*
16+
!.gitkeep
17+

pygen/pygen_src/isa/riscv_instr.py

+2-1
Original file line numberDiff line numberDiff line change
@@ -15,14 +15,15 @@
1515
import copy
1616
import sys
1717
import random
18+
import os
1819
import vsc
1920
from collections import defaultdict
2021
from bitstring import BitArray
2122
from pygen_src.riscv_instr_pkg import pkg_ins, riscv_reg_t
2223
from pygen_src.isa import rv32i_instr # NOQA
2324
from pygen_src.target.rv32i import riscv_core_setting as rcs
2425

25-
logging.basicConfig(filename = "logname.log", filemode ='w',
26+
logging.basicConfig(filename = os.path.abspath('../test/out/logname.log'), filemode ='w',
2627
format = "%(asctime)s %(filename)s %(lineno)s %(levelname)s %(message)s",
2728
level = logging.DEBUG)
2829

pygen/pygen_src/test/out/.gitkeep

Whitespace-only changes.

0 commit comments

Comments
 (0)