Skip to content

Commit 8cea4f3

Browse files
arm target docs: small wording fixes
1 parent fa6b90c commit 8cea4f3

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

src/doc/rustc/src/platform-support/arm-none-eabi.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -64,7 +64,7 @@ instructions.
6464
It is possible to tell Rust (or LLVM) that you have a specific model of Arm
6565
processor, using the [`-C target-cpu`][target-cpu] option. You can also control
6666
whether Rust (or LLVM) will include instructions that target optional hardware
67-
features, e.g. hardware floating point, or vector maths operations, using [`-C
67+
features, e.g. hardware floating-point, or Advanced SIMD operations, using [`-C
6868
target-feature`][target-feature].
6969

7070
It is important to note that selecting a *target-cpu* will typically enable

src/doc/rustc/src/platform-support/thumbv8m.base-none-eabi.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,7 @@ See [`arm-none-eabi`](arm-none-eabi.md) for information applicable to all
1414

1515
This target uses the soft-float ABI: functions which take `f32` or `f64` as
1616
arguments will have those values packed into integer registers. This is the
17-
only option because there is no FPU support in [ARMv6-M].
17+
only option because there is no FPU support in [ARMv8-M] Baseline.
1818

1919
[t32-isa]: https://developer.arm.com/Architectures/T32%20Instruction%20Set%20Architecture
2020
[ARMv8-M]: https://developer.arm.com/documentation/ddi0553/latest/

0 commit comments

Comments
 (0)