repositories Search Results · repo:casper-astro/xml2vhdl language:Python
Filter by
0 files
(166 ms)0 files
incasper-astro/xml2vhdl (press backspace or delete to remove)Python code to generate AXI4Lite VHDL register interfaces and Interconnect from a XML memory map specification.
- Python
- 6
- Updated on Aug 22, 2024

Sponsor open source projects you depend on
Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projectsProTip!
Press the /
key to activate the search input again and adjust your query.
Sponsor open source projects you depend on
Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projectsProTip!
Press the /
key to activate the search input again and adjust your query.