You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
From an input BLIF file, I want to generate a gate level Verilog file that has only NOR gates . Can someone help me with the commands to be followed for this in ABC
The text was updated successfully, but these errors were encountered:
From an input BLIF file, I want to generate a gate level Verilog file that has only NOR gates . Can someone help me with the commands to be followed for this in ABC
The text was updated successfully, but these errors were encountered: