Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

FPGA cloud-based #643

Open
raghady2001 opened this issue May 18, 2024 · 1 comment
Open

FPGA cloud-based #643

raghady2001 opened this issue May 18, 2024 · 1 comment

Comments

@raghady2001
Copy link

I am having a trouble in generating the bitstream file xclbin from the exported RTL file I did from Vitis HLS, I am using the command prompt executing this 'v++ -l --platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm -o link.xclbin export.xo' it started the process but when it came to generating the bitstream file it caused an error that is a part of the XRT version, I tried to update the version and load the drivers but errors still encounter , any suggestions ?

@czfpga
Copy link
Contributor

czfpga commented Jun 24, 2024

Hi,

Thank you for reaching out. Can you please share the Vitis log for further debug?

Thanks

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants