You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: SDAccel/README.md
+2-6
Original file line number
Diff line number
Diff line change
@@ -7,10 +7,7 @@ There are three simple steps for accelerating your application on an AWS F1 inst
7
7
8
8
This quick start guide will use a simple "Hello World" SDAccel example to get you started.
9
9
10
-
It is highly recommended you read the documentation and utilize software and hardware emulation prior to running on F1. The F1 HW compile time is ~4hrs (4DDR), therefore, software and hardware emulation should be used during development.
11
-
<!---
12
10
It is highly recommended you read the documentation and utilize software and hardware emulation prior to running on F1. The F1 HW compile time is ~4hrs (4DDR) and ~1hr (1DDR), therefore, software and hardware emulation should be used during development.
13
-
-->
14
11
15
12
# Table of Content
16
13
@@ -69,13 +66,11 @@ It is highly recommended you read the documentation and utilize software and har
69
66
* Select a platform:
70
67
* AWS_PLATFORM_4DDR - Default AWS F1 platform with 4 DDRs and profiling support. Optimized for multi DDR use cases. This platform should be used for all production applications which require more than 1 DDR bank.
71
68
* AWS_PLATFORM_4DDR_DEBUG - This platform is a debug variant of the 4DDR platform and should be used for hardware debugging of kernels. This version consists of an additional debug feature which allows advanced users to insert ILA’s in the kernels for debugging purposes. All other features are identical to the AWS_PLATFORM_4DDR platform.
72
-
<!---
73
69
* AWS_PLATFORM_1DDR - This platform consist of 1 DDR that is located in the shell region. This allow maximum space for kernels. This also allows much faster compile times for all the use cases which require only 1 DDR bank. This platform does not support APM and hence no profiling data can be obtained.
74
70
75
71
```
76
72
$ export AWS_PLATFORM=$AWS_PLATFORM_1DDR
77
73
```
78
-
-->
79
74
<aname="createapp"></a>
80
75
# 1. Build the host application, Xilinx FPGA binary and verify you are ready for FPGA acceleration
81
76
@@ -199,6 +194,7 @@ Here are the steps:
199
194
**Assuming the developer flow (compilation) was done on a separate instance you will need to:*
200
195
* Copy the compiled host executable (exe) to new instance
201
196
* Copy the \*.awsxclbin AWS FPGA binary file to the new instance
197
+
* If using 1DDR platform or 4DDR Rtl kernel debug platform: Depending on the host code, the \*.awsxclbin may need to be renamed. Ex: ```cp vector_addition.hw.xilinx_aws-vu9p-f1_1ddr-xpr-2pr_4_0.awsxclbin vector_addition.hw.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.awsxclbin```
202
198
* Copy any data files required for execution to the new instance
203
199
*[Clone the github repository to the new F1 instance and install runtime drivers](#gitsetenv)
204
200
* Clone the github repository to the new F1 instance and install runtime drivers
@@ -226,7 +222,7 @@ Here are the steps:
226
222
* Source the Runtime Environment & Execute your Host Application
227
223
```
228
224
$ sudo sh
229
-
# source /opt/Xilinx/SDx/2017.1.rte/setup.sh # Other runtime env settings needed by the host app should be setup after this step
225
+
# source /opt/Xilinx/SDx/2017.1.rte.4ddr/setup.sh # Use 2017.1.rte.1ddr or 2017.1.rte.4ddr_debug when using AWS_PLATFORM_1DDR or AWS_PLATFORM_4DDR_DEBUG. Other runtime env settings needed by the host app should be setup after this step
0 commit comments