forked from parallaxinc/spin-standard-library
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathmemory.fram.85xxxx.spin
222 lines (189 loc) · 6.81 KB
/
memory.fram.85xxxx.spin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
{
--------------------------------------------
Filename: memory.fram.85xxxx.spin
Author: Jesse Burt
Description: Driver for 85xxxx series I2C FRAM
Copyright (c) 2023
Started Oct 27, 2019
Updated Jul 13, 2023
See end of file for terms of use.
--------------------------------------------
}
#include "memory.common.spinh"
CON
SLAVE_WR = core#SLAVE_ADDR
SLAVE_RD = core#SLAVE_ADDR|1
DEF_SCL = 28
DEF_SDA = 29
DEF_HZ = 100_000
DEF_ADDR = %000
I2C_MAX_FREQ= core#I2C_MAX_FREQ
{ manufacturers }
CYPRESS = $004
FUJITSU = $00A
ERASE_CELL = $FF
{ default I/O settings; these can be overridden in the parent object }
SCL = DEF_SCL
SDA = DEF_SDA
I2C_FREQ = DEF_HZ
I2C_ADDR = DEF_ADDR
VAR
byte _addr_bits
OBJ
{ decide: Bytecode I2C engine, or PASM? Default is PASM if BC isn't specified }
#ifdef 85XXXX_I2C_BC
i2c : "com.i2c.nocog" ' BC I2C engine
#else
i2c : "com.i2c" ' PASM I2C engine
#endif
core: "core.con.85xxxx" ' HW-specific constants
time: "time" ' timekeeping methods
PUB null{}
' This is not a top-level object
PUB start{}: status
' Start using default I/O settings
return startx(SCL, SDA, I2C_FREQ, I2C_ADDR)
PUB startx(SCL_PIN, SDA_PIN, I2C_HZ, ADDR_BITS): status
' Start using custom I/O settings
' SCL_PIN: I2C serial clock
' SDA_PIN: I2C serial data
' I2C_HZ: I2C bus speed
' ADDR_BITS: optional address bits for alternate bus address
if ( (lookdown(SCL_PIN: 0..31) and lookdown(SDA_PIN: 0..31) and ...
lookdown(ADDR_BITS: %000..%111)) )
if ( status := i2c.init(SCL_PIN, SDA_PIN, I2C_HZ) )
time.usleep(core#T_POR)
_addr_bits := ADDR_BITS << 1
' check device bus presence
if ( i2c.present(SLAVE_WR | _addr_bits) )
return
' if this point is reached, something above failed
' Double check I/O pin assignments, connections, power
' Lastly - make sure you have at least one free core/cog
return FALSE
PUB stop{}
' Stop the driver
i2c.deinit{}
_addr_bits := 0
PUB dev_id{}: id
' Read device identification
' NOTE: This may not be supported by all devices
i2c.start{}
i2c.write(core#RSVD_SLAVE_W)
i2c.write(SLAVE_WR | _addr_bits)
id := 0
i2c.start{}
i2c.write(core#RSVD_SLAVE_R)
i2c.rdblock_msbf(@id, 3, i2c#NAK)
i2c.stop{}
PUB mfr_id{}: id
' Read manufacturer ID
' Known values:
' $004 (Cypress)
' $00A (Fujitsu)
return (dev_id{} >> 12) & $FFF
PUB page_size{}: p
' Page size
' NOTE: FRAM has no concept of pages, so just return the part's full size
return (part_size{} / 8) * 1024
PUB part_size{}: size | devid, mfr
' Size/density of FRAM chip, in kbits
' Known values:
' mfr_id() == CYPRESS ($004): 256, 512, 1024
' mfr_id() == FUJITSU ($00A): 256, 512, 1024
devid := dev_id{}
mfr := (devid >> 12) & $FFF
size := (devid >> 8) & %1111
case mfr
CYPRESS:
return lookup(size: 1024, 256, 512)
FUJITSU:
return lookup(size: 0, 0, 0, 0, 256, 512, 1024)
PUB rd_block_lsbf(ptr_buff, addr, nr_bytes) | cmd_pkt
' Read a block of memory starting at addr, LSB-first
case addr
0..$FFFF:
cmd_pkt.byte[0] := SLAVE_WR | _addr_bits
cmd_pkt.byte[1] := addr.byte[1]
cmd_pkt.byte[2] := addr.byte[0]
$1_0000..$1_FFFF: ' upper page (for 1Mbit FRAM)
cmd_pkt.byte[0] := SLAVE_WR | core#PAGE_HI | _addr_bits
cmd_pkt.byte[1] := addr.byte[1]
cmd_pkt.byte[2] := addr.byte[0]
other:
return
i2c.start{}
i2c.wrblock_lsbf(@cmd_pkt, 3)
i2c.start{}
i2c.write(SLAVE_RD)
i2c.rdblock_lsbf(ptr_buff, nr_bytes, i2c#NAK)
i2c.stop{}
PUB rd_block_msbf(ptr_buff, addr, nr_bytes) | cmd_pkt
' Read a block of memory starting at addr, MSB-first
case addr
0..$FFFF:
cmd_pkt.byte[0] := SLAVE_WR | _addr_bits
cmd_pkt.byte[1] := addr.byte[1]
cmd_pkt.byte[2] := addr.byte[0]
$1_0000..$1_FFFF: ' upper page (for 1Mbit FRAM)
cmd_pkt.byte[0] := SLAVE_WR | core#PAGE_HI | _addr_bits
cmd_pkt.byte[1] := addr.byte[1]
cmd_pkt.byte[2] := addr.byte[0]
other:
return
i2c.start{}
i2c.wrblock_lsbf(@cmd_pkt, 3)
i2c.start{}
i2c.write(SLAVE_RD)
i2c.rdblock_msbf(ptr_buff, nr_bytes, i2c#NAK)
i2c.stop{}
PUB wr_block_lsbf(addr, ptr_buff, nr_bytes) | cmd_pkt
' Write a block of memory starting at addr, LSB-first
case addr
$00..$FFFF:
cmd_pkt.byte[0] := SLAVE_WR | _addr_bits
cmd_pkt.byte[1] := addr.byte[1]
cmd_pkt.byte[2] := addr.byte[0]
$1_0000..$1_FFFF:
cmd_pkt.byte[0] := SLAVE_WR | core#PAGE_HI | _addr_bits
cmd_pkt.byte[1] := addr.byte[1]
cmd_pkt.byte[2] := addr.byte[0]
other:
return
i2c.start{}
i2c.wrblock_lsbf(@cmd_pkt, 3)
i2c.wrblock_lsbf(ptr_buff, nr_bytes)
i2c.stop{}
PUB wr_block_msbf(addr, ptr_buff, nr_bytes) | cmd_pkt
' Write a block of memory starting at addr, MSB-first
case addr
$00..$FFFF:
cmd_pkt.byte[0] := SLAVE_WR | _addr_bits
cmd_pkt.byte[1] := addr.byte[1]
cmd_pkt.byte[2] := addr.byte[0]
$1_0000..$1_FFFF:
cmd_pkt.byte[0] := SLAVE_WR | core#PAGE_HI | _addr_bits
cmd_pkt.byte[1] := addr.byte[1]
cmd_pkt.byte[2] := addr.byte[0]
other:
return
i2c.start{}
i2c.wrblock_lsbf(@cmd_pkt, 3)
i2c.wrblock_msbf(ptr_buff, nr_bytes)
i2c.stop{}
DAT
{
Copyright 2023 Jesse Burt
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and
associated documentation files (the "Software"), to deal in the Software without restriction,
including without limitation the rights to use, copy, modify, merge, publish, distribute,
sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or
substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT
NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
}