You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Hi, I'm trying to build a example project for KC705. I get an error: "No rule to make target '../lib/eth/rtl/oddr.v', needed by 'update_config.tcl'. Stop." What am I doing wrong?
Full listing of Cygwin64 Terminal commands and messages:
ppg@DESKTOP-24H7CNM /cygdrive/e/Project/Eth1G/Xilinx/verilog-ethernet/example/KC705/fpga_gmii
$ make
cd fpga && make
make[1]: Entering directory '/cygdrive/e/Project/Eth1G/Xilinx/verilog-ethernet/example/KC705/fpga_gmii/fpga'
make[1]: *** No rule to make target '../lib/eth/rtl/oddr.v', needed by 'update_config.tcl'. Stop.
make[1]: Leaving directory '/cygdrive/e/ProjectEth1G/Xilinx/verilog-ethernet/example/KC705/fpga_gmii/fpga'
make: *** [Makefile:14: fpga] Error 2
The text was updated successfully, but these errors were encountered:
Hi, I'm trying to build a example project for KC705. I get an error: "No rule to make target '../lib/eth/rtl/oddr.v', needed by 'update_config.tcl'. Stop." What am I doing wrong?
Full listing of Cygwin64 Terminal commands and messages:
ppg@DESKTOP-24H7CNM /cygdrive/e/Project/Eth1G/Xilinx/verilog-ethernet/example/KC705/fpga_gmii
$ make
cd fpga && make
make[1]: Entering directory '/cygdrive/e/Project/Eth1G/Xilinx/verilog-ethernet/example/KC705/fpga_gmii/fpga'
make[1]: *** No rule to make target '../lib/eth/rtl/oddr.v', needed by 'update_config.tcl'. Stop.
make[1]: Leaving directory '/cygdrive/e/ProjectEth1G/Xilinx/verilog-ethernet/example/KC705/fpga_gmii/fpga'
make: *** [Makefile:14: fpga] Error 2
The text was updated successfully, but these errors were encountered: