Skip to content

Commit

Permalink
feat: update project tt_um_wokwi_414122607025630209 from lsk567/tinyt…
Browse files Browse the repository at this point in the history
…apeout-uart-tx

Commit: 2a446e40667d69481ec355d8e339330fb1cbaa3f
Workflow: https://github.com/lsk567/tinytapeout-uart-tx/actions/runs/11766852236
  • Loading branch information
TinyTapeoutBot authored and urish committed Nov 10, 2024
1 parent 189495b commit 2eef3f7
Show file tree
Hide file tree
Showing 9 changed files with 7,425 additions and 4,072 deletions.
4 changes: 2 additions & 2 deletions projects/tt_um_wokwi_414122607025630209/commit_id.json
Original file line number Diff line number Diff line change
@@ -1,8 +1,8 @@
{
"app": "Tiny Tapeout tt09 a48b1c74",
"repo": "https://github.com/lsk567/tinytapeout-uart-tx",
"commit": "7558cd83a2c4dda34308b19e73e9e65be4bbbf0c",
"workflow_url": "https://github.com/lsk567/tinytapeout-uart-tx/actions/runs/11761074681",
"commit": "2a446e40667d69481ec355d8e339330fb1cbaa3f",
"workflow_url": "https://github.com/lsk567/tinytapeout-uart-tx/actions/runs/11766852236",
"sort_id": 1731202880374,
"openlane_version": "OpenLane2 2.1.9",
"pdk_version": "open_pdks bdc9412b3e468c102d01b7cf6337be06ec6e9c9a"
Expand Down
4 changes: 2 additions & 2 deletions projects/tt_um_wokwi_414122607025630209/docs/info.md
Original file line number Diff line number Diff line change
Expand Up @@ -9,11 +9,11 @@ You can also include images in this folder and reference them in the markdown. E

## How it works

This design is a UART TX that sends ``TINY''.
This design is a UART TX that sends ``SHAOKAI''.

## How to test

Connect it to your serial receiver and see if ``TINY'' gets printed.
Connect it to your serial receiver and see if ``SHAOKAI'' gets printed.

## External hardware

Expand Down
14 changes: 7 additions & 7 deletions projects/tt_um_wokwi_414122607025630209/info.yaml
Original file line number Diff line number Diff line change
@@ -1,12 +1,12 @@
# Tiny Tapeout project information (Wokwi project)
project:
wokwi_id: 414122607025630209 # Set this to the ID of your Wokwi project (the number from the project's URL)
title: "UART TX" # Project title
author: "Anonymous" # Your name
discord: "" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
description: "A UART transmitter" # One line description of what your project does
language: "Wokwi" # other examples include SystemVerilog, Amaranth, VHDL, etc
clock_hz: 50000000 # Clock frequency in Hz (or 0 if not applicable)
wokwi_id: 414122607025630209 # Set this to the ID of your Wokwi project (the number from the project's URL)
title: "UART TX" # Project title
author: "Shaokai Lin" # Your name
discord: "Shaokai" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
description: "A UART transmitter modified from the one from the TinyTapeout website" # One line description of what your project does
language: "Wokwi" # other examples include SystemVerilog, Amaranth, VHDL, etc
clock_hz: 50000000 # Clock frequency in Hz (or 0 if not applicable)

# How many tiles your design occupies? A single tile is about 167x108 uM.
tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
Expand Down
182 changes: 92 additions & 90 deletions projects/tt_um_wokwi_414122607025630209/stats/metrics.csv

Large diffs are not rendered by default.

42 changes: 21 additions & 21 deletions projects/tt_um_wokwi_414122607025630209/stats/synthesis-stats.txt
Original file line number Diff line number Diff line change
Expand Up @@ -31,43 +31,43 @@

=== tt_um_wokwi_414122607025630209 ===

Number of wires: 325
Number of wire bits: 360
Number of public wires: 219
Number of public wire bits: 254
Number of wires: 514
Number of wire bits: 549
Number of public wires: 345
Number of public wire bits: 380
Number of memories: 0
Number of memory bits: 0
Number of processes: 0
Number of cells: 341
dff_cell 105
mux_cell 106
Number of cells: 530
dff_cell 168
mux_cell 169
sky130_fd_sc_hd__buf_2 3
sky130_fd_sc_hd__conb_1 127
sky130_fd_sc_hd__conb_1 190

Area for cell type \dff_cell is unknown!
Area for cell type \mux_cell is unknown!

Chip area for module '\tt_um_wokwi_414122607025630209': 491.721600
Chip area for module '\tt_um_wokwi_414122607025630209': 728.198400

=== design hierarchy ===

tt_um_wokwi_414122607025630209 1
dff_cell 105
mux_cell 106
dff_cell 168
mux_cell 169

Number of wires: 1169
Number of wire bits: 1204
Number of public wires: 1063
Number of public wire bits: 1098
Number of wires: 1862
Number of wire bits: 1897
Number of public wires: 1693
Number of public wire bits: 1728
Number of memories: 0
Number of memory bits: 0
Number of processes: 0
Number of cells: 446
Number of cells: 698
sky130_fd_sc_hd__buf_2 3
sky130_fd_sc_hd__conb_1 127
sky130_fd_sc_hd__dfxtp_2 105
sky130_fd_sc_hd__inv_2 105
sky130_fd_sc_hd__mux2_1 106
sky130_fd_sc_hd__conb_1 190
sky130_fd_sc_hd__dfxtp_2 168
sky130_fd_sc_hd__inv_2 168
sky130_fd_sc_hd__mux2_1 169

Chip area for top module '\tt_um_wokwi_414122607025630209': 4312.886400
Chip area for top module '\tt_um_wokwi_414122607025630209': 6835.305600

Binary file not shown.
Original file line number Diff line number Diff line change
Expand Up @@ -405,59 +405,59 @@ MACRO tt_um_wokwi_414122607025630209
LAYER met1 ;
RECT 2.760 2.480 158.240 109.040 ;
LAYER met2 ;
RECT 18.310 2.535 155.840 110.005 ;
RECT 5.620 2.535 156.300 110.685 ;
LAYER met3 ;
RECT 18.290 2.555 144.170 109.985 ;
LAYER met4 ;
RECT 31.370 110.120 33.030 110.520 ;
RECT 34.130 110.120 35.790 110.520 ;
RECT 36.890 110.120 38.550 110.520 ;
RECT 39.650 110.120 41.310 110.520 ;
RECT 42.410 110.120 44.070 110.520 ;
RECT 45.170 110.120 46.830 110.520 ;
RECT 47.930 110.120 49.590 110.520 ;
RECT 50.690 110.120 52.350 110.520 ;
RECT 53.450 110.120 55.110 110.520 ;
RECT 56.210 110.120 57.870 110.520 ;
RECT 58.970 110.120 60.630 110.520 ;
RECT 61.730 110.120 63.390 110.520 ;
RECT 64.490 110.120 66.150 110.520 ;
RECT 67.250 110.120 68.910 110.520 ;
RECT 70.010 110.120 71.670 110.520 ;
RECT 72.770 110.120 74.430 110.520 ;
RECT 75.530 110.120 77.190 110.520 ;
RECT 78.290 110.120 79.950 110.520 ;
RECT 81.050 110.120 82.710 110.520 ;
RECT 83.810 110.120 85.470 110.520 ;
RECT 86.570 110.120 88.230 110.520 ;
RECT 89.330 110.120 90.990 110.520 ;
RECT 92.090 110.120 93.750 110.520 ;
RECT 94.850 110.120 96.510 110.520 ;
RECT 97.610 110.120 99.270 110.520 ;
RECT 100.370 110.120 102.030 110.520 ;
RECT 103.130 110.120 104.790 110.520 ;
RECT 105.890 110.120 107.550 110.520 ;
RECT 108.650 110.120 110.310 110.520 ;
RECT 111.410 110.120 113.070 110.520 ;
RECT 114.170 110.120 115.830 110.520 ;
RECT 116.930 110.120 118.590 110.520 ;
RECT 119.690 110.120 121.350 110.520 ;
RECT 122.450 110.120 124.110 110.520 ;
RECT 125.210 110.120 126.870 110.520 ;
RECT 127.970 110.120 129.630 110.520 ;
RECT 130.730 110.120 132.390 110.520 ;
RECT 133.490 110.120 135.150 110.520 ;
RECT 136.250 110.120 137.910 110.520 ;
RECT 139.010 110.120 140.670 110.520 ;
RECT 141.770 110.120 143.430 110.520 ;
RECT 18.290 2.555 144.170 110.665 ;
LAYER met4 ;
RECT 31.370 110.120 33.030 110.665 ;
RECT 34.130 110.120 35.790 110.665 ;
RECT 36.890 110.120 38.550 110.665 ;
RECT 39.650 110.120 41.310 110.665 ;
RECT 42.410 110.120 44.070 110.665 ;
RECT 45.170 110.120 46.830 110.665 ;
RECT 47.930 110.120 49.590 110.665 ;
RECT 50.690 110.120 52.350 110.665 ;
RECT 53.450 110.120 55.110 110.665 ;
RECT 56.210 110.120 57.870 110.665 ;
RECT 58.970 110.120 60.630 110.665 ;
RECT 61.730 110.120 63.390 110.665 ;
RECT 64.490 110.120 66.150 110.665 ;
RECT 67.250 110.120 68.910 110.665 ;
RECT 70.010 110.120 71.670 110.665 ;
RECT 72.770 110.120 74.430 110.665 ;
RECT 75.530 110.120 77.190 110.665 ;
RECT 78.290 110.120 79.950 110.665 ;
RECT 81.050 110.120 82.710 110.665 ;
RECT 83.810 110.120 85.470 110.665 ;
RECT 86.570 110.120 88.230 110.665 ;
RECT 89.330 110.120 90.990 110.665 ;
RECT 92.090 110.120 93.750 110.665 ;
RECT 94.850 110.120 96.510 110.665 ;
RECT 97.610 110.120 99.270 110.665 ;
RECT 100.370 110.120 102.030 110.665 ;
RECT 103.130 110.120 104.790 110.665 ;
RECT 105.890 110.120 107.550 110.665 ;
RECT 108.650 110.120 110.310 110.665 ;
RECT 111.410 110.120 113.070 110.665 ;
RECT 114.170 110.120 115.830 110.665 ;
RECT 116.930 110.120 118.590 110.665 ;
RECT 119.690 110.120 121.350 110.665 ;
RECT 122.450 110.120 124.110 110.665 ;
RECT 125.210 110.120 126.870 110.665 ;
RECT 127.970 110.120 129.630 110.665 ;
RECT 130.730 110.120 132.390 110.665 ;
RECT 133.490 110.120 135.150 110.665 ;
RECT 136.250 110.120 137.910 110.665 ;
RECT 139.010 110.120 140.670 110.665 ;
RECT 141.770 110.120 143.430 110.665 ;
RECT 30.655 109.440 144.145 110.120 ;
RECT 30.655 93.335 56.750 109.440 ;
RECT 59.150 93.335 60.050 109.440 ;
RECT 62.450 93.335 95.620 109.440 ;
RECT 98.020 93.335 98.920 109.440 ;
RECT 101.320 93.335 134.490 109.440 ;
RECT 136.890 93.335 137.790 109.440 ;
RECT 140.190 93.335 144.145 109.440 ;
RECT 30.655 96.055 56.750 109.440 ;
RECT 59.150 96.055 60.050 109.440 ;
RECT 62.450 96.055 95.620 109.440 ;
RECT 98.020 96.055 98.920 109.440 ;
RECT 101.320 96.055 134.490 109.440 ;
RECT 136.890 96.055 137.790 109.440 ;
RECT 140.190 96.055 144.145 109.440 ;
END
END tt_um_wokwi_414122607025630209
END LIBRARY
Expand Down
Loading

0 comments on commit 2eef3f7

Please sign in to comment.