We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
rtl.zip
For the attached design when run through yosys and loaded in spde , the designs fits with logic cell count 830.
If the same design is run on sympiflow, it shows logic count as : PB-LOGIC: 2395 and does not fit.
The text was updated successfully, but these errors were encountered:
Hi @kkumar23
the latest code reduces the PB-LOGIC usage in this design to 1285. Please pull the latest code.
We'll run the bistreams generated with SymbiFlow and SpDE through fasm2bels and compare the results.
Sorry, something went wrong.
No branches or pull requests
rtl.zip
For the attached design when run through yosys and loaded in spde , the designs fits with logic cell count 830.
If the same design is run on sympiflow, it shows logic count as : PB-LOGIC: 2395 and does not fit.
The text was updated successfully, but these errors were encountered: