Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Branch : Quicklogic : The logic cells reported through symbiflow does not match with Yosys + spde flow #67

Open
kkumar23 opened this issue Apr 2, 2020 · 1 comment

Comments

@kkumar23
Copy link

kkumar23 commented Apr 2, 2020

rtl.zip

For the attached design when run through yosys and loaded in spde , the designs fits with logic cell count 830.

If the same design is run on sympiflow, it shows logic count as : PB-LOGIC: 2395 and does not fit.

@kgugala
Copy link
Member

kgugala commented Apr 2, 2020

Hi @kkumar23

the latest code reduces the PB-LOGIC usage in this design to 1285. Please pull the latest code.

We'll run the bistreams generated with SymbiFlow and SpDE through fasm2bels and compare the results.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants