Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Infinite Packet Length #47

Open
TobiNakamura opened this issue Feb 26, 2018 · 2 comments
Open

Infinite Packet Length #47

TobiNakamura opened this issue Feb 26, 2018 · 2 comments
Assignees
@nick1au @TobiNakamura
Labels
Radio Anything related to controlling the hardware or communication with the ground.

Comments

@TobiNakamura
Copy link
Member

CHIME calibration signal will use the infinite packet mode to continuously transmit arbitrary lengths of Gold's Code.
Current implementation only supports fixed length packet mode with packet length < FIFO length.
@TobiNakamura TobiNakamura added the Radio Anything related to controlling the hardware or communication with the ground. label Feb 26, 2018
@TobiNakamura
Copy link
Member Author

See section 2.3 of DN500 and the infiniteLink example.

  1. Set PKTCTRL0.LENGTH_CONFIG = 2 (10) (Infinite packet length).
  2. Set FIFOTHR.FIFO_THR = 0b1110
  3. Set GDO.CFG = 0x02
  4. Pre-program the PKTLEN register to 0.
  5. Transmit 64 bytes
  6. repeat
    5.A on falling edge interrupt load 59 bytes to FIFO
    5.B reattach interrupt
  7. Set PKTCTRL0.LENGTH_CONFIG = 0 (00) (Fixed packet length) to end transmission

Interrupt:
GDO is set to mode 2 which will inform the OBC to top up the TX FIFO. GDO transitions to low when the contents of the FIFO falls below the number of bytes specified in register 0x03: FIFOTHR.

liquiddandruff added a commit that referenced this issue Jun 10, 2018
@liquiddandruff
Working RF TX and RX on 2 sets of OBC and RF boards
ed43414 
Setup:
- OBC/RF board set 1 compiled with STX strobe in rfTxTestSequence().
- OBC/RF board set 2 compiled with SRX strobe in rfTxTestSequence().
- In UART prompt, enter on both sets: > task resume 10
- Set 1 sample output:
...
radio task (0x0)
S 0x3d
 < 0x0f
tx_underflowed:no tx_numbytes:0
S 0x3d
 < 0x0f
TX FIFO_BYTES_AVAILABLE: 0xf
S 0xbd
 < 0x00
RX FIFO_BYTES_AVAILABLE: 0x0
S 0x3d
 < 0x0f
62 Bytes Radio TX FIFO written
AFTER: tx_underflowed:no tx_numbytes:62
S 0x35
 < 0x02
STX strobed...
S 0x3d
 < 0x24
StatusByte: 0x24
radio task (0x0)
S 0x3d
 < 0x0f
tx_underflowed:no tx_numbytes:0
S 0x3d
 < 0x0f
TX FIFO_BYTES_AVAILABLE: 0xf
S 0xbd
 < 0x00
RX FIFO_BYTES_AVAILABLE: 0x0
S 0x3d
 < 0x0f
62 Bytes Radio TX FIFO written
AFTER: tx_underflowed:no tx_numbytes:62
S 0x35
 < 0x02
STX strobed...
S 0x3d
 < 0x24
StatusByte: 0x24
radio task (0x0)
S 0x3d
 < 0x0f
tx_underflowed:no tx_numbytes:0
S 0x3d
 < 0x0f
TX FIFO_BYTES_AVAILABLE: 0xf
S 0xbd
 < 0x00
RX FIFO_BYTES_AVAILABLE: 0x0
S 0x3d
 < 0x0f
62 Bytes Radio TX FIFO written
AFTER: tx_underflowed:no tx_numbytes:62
S 0x35
 < 0x02
STX strobed...
S 0x3d
 < 0x24
StatusByte: 0x24

- Set 2 sample output:
...
radio task (0x0)
S 0x3d
< 0x02
tx_underflowed:no tx_numbytes:62
S 0x3d
< 0x02
TX FIFO_BYTES_AVAILABLE: 0x2
S 0xbd
< 0x0f
RX FIFO_BYTES_AVAILABLE: 0xf
S 0x3d
< 0x02
Radio did not write
AFTER: tx_underflowed:no tx_numbytes:62
S 0x34
< 0x02
STX strobed...
S 0x3d
< 0x12
StatusByte: 0x12
RX Byte #0: 3e
RX Byte #1: 10
RX Byte #2: 02
RX Byte #3: 03
RX Byte #4: 04
RX Byte #5: 05
RX Byte #6: 06
RX Byte #7: 07
RX Byte #8: 08
RX Byte #9: 09
RX Byte #10: 0a
RX Byte #11: 0b
RX Byte #12: 0c
RX Byte #13: 0d
RX Byte #14: 0e
RX Byte #15: 0f
RX Byte #16: 10
RX Byte #17: 11
RX Byte #18: 12
RX Byte #19: 13
RX Byte #20: 14
RX Byte #21: 15
RX Byte #22: 16
RX Byte #23: 17
RX Byte #24: 18
RX Byte #25: 19
RX Byte #26: 1a
RX Byte #27: 1b
RX Byte #28: 1c
RX Byte #29: 1d
RX Byte #30: 1e
RX Byte #31: 1f
RX Byte #32: 20
RX Byte #33: 21
RX Byte #34: 22
RX Byte #35: 23
RX Byte #36: 24
RX Byte #37: 25
RX Byte #38: 26
RX Byte #39: 27
RX Byte #40: 28
RX Byte #41: 29
RX Byte #42: 2a
RX Byte #43: 2b
RX Byte #44: 2c
RX Byte #45: 2d
RX Byte #46: 2e
RX Byte #47: 2f
RX Byte #48: 30
RX Byte #49: 31
RX Byte #50: 32
RX Byte #51: 33
RX Byte #52: 34
RX Byte #53: 35
RX Byte #54: 36
RX Byte #55: 37
RX Byte #56: 38
RX Byte #57: 39
RX Byte #58: 3a
RX Byte #59: 3b
RX Byte #60: 3c
RX Byte #61: 3d
RX Byte #62: e8
RX Byte #63: ba

Misc:
- Fix calculation of fifo bytes in writeToTxFIFO.
- TODO: readFromRxFIFO changed to always queuering FIFO_RX; change to check only when needed.
- Create IS_STATE macro to check state easily.
@richarthurs
Copy link
Contributor

This might be a good candidate for a FreeRTOS stream buffer: https://www.freertos.org/RTOS-stream-message-buffers.html (just a thought, I don't know much about them)

They're not available until v10 (we're currently on v9), but upgrading is fairly easy and we'll upgrade for CSDC5/CCP.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@nick1au nick1au

@TobiNakamura TobiNakamura

Labels
Radio Anything related to controlling the hardware or communication with the ground.
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
3 participants
@nick1au @TobiNakamura @richarthurs