Skip to content

Latest commit

 

History

History
105 lines (58 loc) · 1.94 KB

README.md

File metadata and controls

105 lines (58 loc) · 1.94 KB

MULPY

Build Status

A Multi-Paradigm High-Level Hardware Design Framework in Python

Copyright (C) 2016, Shinya Takamaeda-Yamazaki

E-mail: shinya_at_is.naist.jp

License

Apache License 2.0 (http://www.apache.org/licenses/LICENSE-2.0)

What's MULPY?

Installation

Requirements

  • Python: 2.7, 3.4 or later

Python3 is recommended.

  • Icarus Verilog: 0.9.7 or later

Install on your platform. For exmple, on Ubuntu:

sudo apt-get install iverilog
  • Jinja2: 2.8 or later

Install on your python environment by using pip:

pip install jinja2
  • Pyverilog: 1.0.6 or later

Install from pip (or download and install from GitHub):

pip install pyverilog
  • Veriloggen: 0.6.0 or later

Install from pip (or download and install from GitHub):

pip install veriloggen

Options

  • pytest: 2.8.2 or later
  • pytest-pythonpath: 0.7 or later

These softwares are required for running the tests in tests and examples:

pip install pytest pytest-pythonpath
  • Graphviz: 2.38.0 or later
  • Pygraphviz: 1.3.1 or later

These softwares are required for graph visualization by lib.dataflow:

sudo apt-get install graphviz
pip install pygraphviz

Install

Install MULPY:

python setup.py install

Getting Started

Publication

Not yet.

Related Project

Pyverilog

  • Python-based Hardware Design Processing Toolkit for Verilog HDL

Veriloggen

  • A library for constructing a Verilog HDL source code in Python

PyCoRAM

  • Python-based Portable IP-core Synthesis Framework for FPGA-based Computing