Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add simulation outputs to schematic #13

Open
hartytp opened this issue Oct 30, 2019 · 3 comments
Open

Add simulation outputs to schematic #13

hartytp opened this issue Oct 30, 2019 · 3 comments

Comments

@hartytp
Copy link
Contributor

hartytp commented Oct 30, 2019

From the spice model:

image

Low frequency output noise is 11.4nV/rtHz RTI. 3dB noise bandwidth is approx 55kHz.
@hartytp
Copy link
Contributor Author

hartytp commented Oct 30, 2019

Gain and phase for a current source input

image

@hartytp
Copy link
Contributor Author

hartytp commented Oct 30, 2019

3dB bandwidth is 45kHz, 6dB BW is approx 70kHz

@hartytp
Copy link
Contributor Author

hartytp commented Oct 30, 2019

At 1kHz, our phase margin is 178deg (2 deg of phase lost). So, that's fine for the typical loops we use. No high frequency gain/noise peaking evident.

Good!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@hartytp