-
Notifications
You must be signed in to change notification settings - Fork 20
/
Copy pathproperty-schema.json
209 lines (209 loc) · 3.99 KB
/
property-schema.json
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
{
"title": "property",
"description": "A property file for project of DIDE",
"type": "object",
"properties": {
"TOOL_CHAIN": {
"type": "string",
"description": "The tool chain you need",
"enum": [
"xilinx"
]
},
"PRJ_STRUCTURE" : {
"type": "string",
"description": "the project structure",
"enum": [
"standard",
"customer"
]
},
"PRJ_Path": {
"type": "string"
},
"SoftwareSrc": {
"type": "string"
},
"SoftwareData": {
"type": "string"
},
"HardwareSrc": {
"type": "string"
},
"HardwareSim": {
"type": "string"
},
"HardwareData": {
"type": "string"
},
"HardwareLIB": {
"type": "object",
"properties": {
"state": {
"type": "string",
"enum": [
"virtual",
"real"
]
},
"common": {
"type": "array"
},
"customer": {
"type": "array"
},
"xilinx": {
"type": "array"
},
"intel": {
"type": "array"
}
}
},
"IP_REPO" : {
"type" :"array"
},
"INSIDE_BOOT_TYPE" : {
"type" :"string",
"enum" :[
"microphase"
]
},
"PRJ_NAME": {
"type": "object",
"default": {
"FPGA": "template"
},
"properties": {
"FPGA": {
"type": "string",
"description": "project name of FPGA",
"default": "template"
},
"SOC": {
"type": "string",
"description": "project name of SOC",
"default": "test"
}
}
},
"SOC_MODE": {
"type": "object",
"default": {
"soc": "none"
},
"properties": {
"soc": {
"type": "string",
"description": "Supported CPU for SOC",
"enum": [
"none",
"cortexM3",
"microblaze",
"ps7_cortexa9_0",
"ps7_cortexa9_1",
"psu_cortexr5",
"psu_cortexa53"
]
},
"bd_file": {
"type": "string",
"description": "The bd_file for FPGA Designed",
"enum": [
"zynq_default",
"m3_xIP_default",
"MicroBlaze_default",
"PCIe_Test"
]
},
"os": {
"type": "string",
"default": "standalone",
"description": "the os for SOC application",
"enum": [
"linux",
"xilkernel",
"standalone",
"freertos10_xilinx"
]
},
"app": {
"type": "string",
"default": "Hello World",
"description": "the app for SOC application",
"enum": [
"Hello World",
"Empty Application",
"Zynq FSBL",
"Zynq MP FSBL",
"SREC SPI Bootloader",
"SREC Bootloader",
"Zynq DRAM tests",
"Zynq MP DRAM tests",
"ZynqMP PMU Firmware",
"RSA Authentication App",
"Libmetal AMP Demo",
"lwIP Echo Server",
"lwIP TCP Perf Client",
"lwIP TCP Perf Server",
"lwIP UDP Perf Client",
"lwIP UDP Perf Server",
"Memory Tests",
"OpenAMP echo-test",
"OpenAMP matrix multiplication Demo",
"OpenAMP RPC Demo",
"Peripheral Tests",
"DDR self refresh",
"Dhrystone",
"Xilkernel POSIX Threads Demo",
"FreeRTOS Hello World",
"FreeRTOS lwIP Echo Server",
"FreeRTOS lwIP TCP Perf Client",
"FreeRTOS lwIP TCP Perf Server",
"FreeRTOS lwIP UDP Perf Client",
"FreeRTOS lwIP UDP Perf Server",
"Linux Empty Application",
"Linux Hello World"
]
}
},
"dependencies": {
"bd_file": [
"soc"
],
"os": [
"soc"
],
"app": [
"soc"
]
}
},
"enableShowlog": {
"type": "boolean",
"description": "Whether to display logs during compilation",
"default": false,
"enum": [
true,
false
]
},
"Device": {
"type": "string",
"description": "The device type",
"enum": [
"none",
"xc7z020clg400-2",
"xc7a35tftg256-1",
"xc7a35tcsg324-1",
"xc7z035ffg676-2",
"xc7z020clg484-1"
]
}
},
"required": [
"TOOL_CHAIN",
"SOC_MODE",
"Device"
]
}