HDL and scripts for part two of day 10 using a FPGA (ICE40UP5K, Upduino) and 1-bit color 480p VGA.
src/
: HDL for the visualization, VGA, etc.sim/
: Simulator and visualization using cocotbromgen.py
: Converts the day's input (input.txt
) into a Verilog mock-ROM.