Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Request: font size /color, and placing core name at the top #21

Open
mills32 opened this issue Oct 29, 2021 · 2 comments
Open

Request: font size /color, and placing core name at the top #21

mills32 opened this issue Oct 29, 2021 · 2 comments

Comments

@mills32
Copy link

mills32 commented Oct 29, 2021

Hi, I wanted to ask if it would be easy to add an option to change font color and size, I'd love to use smaller fonts on LCD screens.

Also it would be awesome to place the core name on different locations, for example at top of the screen, instead of the vertical name shown at the left of the menus.

Thanks!

@sorgelig
Copy link
Member

font size and color are impossible to change as OSD graphics is monochrome to save FPGA resources and give more resources for system emulation.
Basically the same answer for core name placement.
Main component is emulated system - so maximum resources are given there. OSD resources are kept as small as possible.

@mills32
Copy link
Author

mills32 commented Oct 30, 2021

font size and color are impossible to change as OSD graphics is monochrome to save FPGA resources and give more resources for system emulation. Basically the same answer for core name placement. Main component is emulated system - so maximum resources are given there. OSD resources are kept as small as possible.

Oh, I didn't know that part was generated by the FPGA.

I just wanted to be able to choose a color for the monochrome font, (for example green, instead of white), and two or three sizes (small, medium, big). Also two different display modes for the OSD rectangle, one with the core name at the top of the renctangle (because it is easier to read that way, at least for me), and the original one.

Anyway this is not a very important feature, If it is going to consume valuable FPGA cells, it's better to leave it as it is now.

Thanks.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Development

No branches or pull requests

2 participants