Skip to content

Commit 2cdd2b1

Browse files
committed
Add dump_registers function
1 parent d0862b2 commit 2cdd2b1

File tree

2 files changed

+79
-0
lines changed

2 files changed

+79
-0
lines changed

CHANGELOG.md

+2
Original file line numberDiff line numberDiff line change
@@ -20,6 +20,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
2020

2121
- Function for reading all SRC registers
2222

23+
- Dump registers function
24+
2325
### Fixed
2426

2527
## [v0.1.4]

src/lib.rs

+77
Original file line numberDiff line numberDiff line change
@@ -893,6 +893,83 @@ impl<I: Interface> Lis2dtw12<I> {
893893
}
894894
}
895895

896+
/// Dump all registers
897+
pub async fn dump_registers(&mut self) -> Result<(), I::Error> {
898+
let val = self.read_reg(Register::CTRL1).await?;
899+
info!("CTRL1 ({:#02X}): {:#08b}", Register::CTRL1 as u8, val);
900+
info!("CTRL2 ({:#02X}): {:#08b}", Register::CTRL2 as u8, val);
901+
info!("CTRL3 ({:#02X}): {:#08b}", Register::CTRL3 as u8, val);
902+
info!(
903+
"CTRL4_INT1_PAD_CTRL ({:#02X}): {:#08b}",
904+
Register::CTRL4_INT1_PAD_CTRL as u8,
905+
val
906+
);
907+
info!(
908+
"CTRL5_INT2_PAD_CTRL ({:#02X}): {:#08b}",
909+
Register::CTRL5_INT2_PAD_CTRL as u8,
910+
val
911+
);
912+
info!("CTRL6 ({:#02X}): {:#08b}", Register::CTRL6 as u8, val);
913+
info!(
914+
"FIFO_CTRL ({:#02X}): {:#08b}",
915+
Register::FIFO_CTRL as u8,
916+
val
917+
);
918+
info!(
919+
"FIFO_SAMPLES ({:#02X}): {:#08b}",
920+
Register::FIFO_SAMPLES as u8,
921+
val
922+
);
923+
info!(
924+
"TAP_THX_X ({:#02X}): {:#08b}",
925+
Register::TAP_THS_X as u8,
926+
val
927+
);
928+
info!(
929+
"TAP_THX_Y ({:#02X}): {:#08b}",
930+
Register::TAP_THS_Y as u8,
931+
val
932+
);
933+
info!(
934+
"TAP_THX_Z ({:#02X}): {:#08b}",
935+
Register::TAP_THS_Z as u8,
936+
val
937+
);
938+
info!("INT_DUR ({:#02X}): {:#08b}", Register::INT_DUR as u8, val);
939+
info!(
940+
"WAKE_UP_THS ({:#02X}): {:#08b}",
941+
Register::WAKE_UP_THS as u8,
942+
val
943+
);
944+
info!(
945+
"WAKE_UP_DUR ({:#02X}): {:#08b}",
946+
Register::WAKE_UP_DUR as u8,
947+
val
948+
);
949+
info!(
950+
"FREE_FALL ({:#02X}): {:#08b}",
951+
Register::FREE_FALL as u8,
952+
val
953+
);
954+
info!(
955+
"X_OFS_USR ({:#02X}): {:#08b}",
956+
Register::X_OFS_USR as u8,
957+
val
958+
);
959+
info!(
960+
"Y_OFS_USR ({:#02X}): {:#08b}",
961+
Register::Y_OFS_USR as u8,
962+
val
963+
);
964+
info!(
965+
"Z_OFS_USR ({:#02X}): {:#08b}",
966+
Register::Z_OFS_USR as u8,
967+
val
968+
);
969+
info!("CTRL7 ({:#02X}): {:#08b}", Register::CTRL7 as u8, val);
970+
Ok(())
971+
}
972+
896973
#[inline]
897974
async fn read_reg(&mut self, reg: Register) -> Result<u8, I::Error> {
898975
let mut data = [0];

0 commit comments

Comments
 (0)