-
Notifications
You must be signed in to change notification settings - Fork 0
/
compemu_fpp.c
executable file
·1562 lines (1490 loc) · 35.5 KB
/
compemu_fpp.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* UAE - The Un*x Amiga Emulator
*
* MC68881 emulation
*
* Copyright 1996 Herman ten Brugge
* Adapted for JIT compilation (c) Bernd Meyer, 2000
*/
#include <math.h>
#include "sysconfig.h"
#include "sysdeps.h"
#include "options.h"
#include "memory.h"
#include "custom.h"
#include "newcpu.h"
#include "ersatz.h"
#include "md-fpp.h"
#include "compemu.h"
#define MAKE_FPSR(r) do { fmov_rr(FP_RESULT,r); } while (0)
#define delay //nop() ;nop()
#define delay2 //nop() ;nop()
uae_s32 temp_fp[3]; /* To convert between FP/integer */
/* return register number, or -1 for failure */
STATIC_INLINE int get_fp_value (uae_u32 opcode, uae_u16 extra)
{
uaecptr tmppc;
uae_u16 tmp;
int size;
int mode;
int reg;
double* src;
uae_u32 ad = 0;
static int sz1[8] = { 4, 4, 12, 12, 2, 8, 1, 0 };
static int sz2[8] = { 4, 4, 12, 12, 2, 8, 2, 0 };
if ((extra & 0x4000) == 0) {
return (extra >> 10) & 7;
}
mode = (opcode >> 3) & 7;
reg = opcode & 7;
size = (extra >> 10) & 7;
switch (mode) {
case 0:
switch (size) {
case 6:
sign_extend_8_rr(S1,reg);
mov_l_mr((uae_u32)temp_fp,S1);
delay2;
fmovi_rm(FS1,(uae_u32)temp_fp);
return FS1;
case 4:
sign_extend_16_rr(S1,reg);
mov_l_mr((uae_u32)temp_fp,S1);
delay2;
fmovi_rm(FS1,(uae_u32)temp_fp);
return FS1;
case 0:
mov_l_mr((uae_u32)temp_fp,reg);
delay2;
fmovi_rm(FS1,(uae_u32)temp_fp);
return FS1;
case 1:
mov_l_mr((uae_u32)temp_fp,reg);
delay2;
fmovs_rm(FS1,(uae_u32)temp_fp);
return FS1;
default:
return -1;
}
return -1; /* Should be unreachable */
case 1:
return -1; /* Genuine invalid instruction */
default:
break;
}
/* OK, we *will* have to load something from an address. Let's make
sure we know how to handle that, or quit early --- i.e. *before*
we do any postincrement/predecrement that we may regret */
switch (size) {
case 3:
return -1;
case 0:
case 1:
case 2:
case 4:
case 5:
case 6:
break;
default:
return -1;
}
switch (mode) {
case 2:
ad=S1; /* We will change it, anyway ;-) */
mov_l_rr(ad,reg+8);
break;
case 3:
ad=S1;
mov_l_rr(ad,reg+8);
lea_l_brr(reg+8,reg+8,(reg == 7?sz2[size]:sz1[size]));
break;
case 4:
ad=S1;
lea_l_brr(reg+8,reg+8,-(reg == 7?sz2[size]:sz1[size]));
mov_l_rr(ad,reg+8);
break;
case 5:
{
uae_u32 off=(uae_s32)(uae_s16)comp_get_iword((m68k_pc_offset+=2)-2);
ad=S1;
mov_l_rr(ad,reg+8);
lea_l_brr(ad,ad,off);
break;
}
case 6:
{
uae_u32 dp=comp_get_iword((m68k_pc_offset+=2)-2);
ad=S1;
calc_disp_ea_020(reg+8,dp,ad,S2);
break;
}
case 7:
switch (reg) {
case 0:
{
uae_u32 off=(uae_s32)(uae_s16)comp_get_iword((m68k_pc_offset+=2)-2);
ad=S1;
mov_l_ri(ad,off);
break;
}
case 1:
{
uae_u32 off=comp_get_ilong((m68k_pc_offset+=4)-4);
ad=S1;
mov_l_ri(ad,off);
break;
}
case 2:
{
uae_u32 address=start_pc+((char *)comp_pc_p-(char *)start_pc_p)+
m68k_pc_offset;
uae_s32 PC16off =(uae_s32)(uae_s16)comp_get_iword((m68k_pc_offset+=2)-2);
ad=S1;
mov_l_ri(ad,address+PC16off);
break;
}
case 3:
return -1;
tmppc = m68k_getpc (®s);
tmp = next_iword (®s);
ad = get_disp_ea_020 (®s, tmppc, tmp);
break;
case 4:
{
uae_u32 address=start_pc+((char *)comp_pc_p-(char *)start_pc_p)+
m68k_pc_offset;
ad=S1;
if (size == 6)
address++;
mov_l_ri(ad,address);
m68k_pc_offset+=sz2[size];
break;
}
default:
return -1;
}
}
switch (size) {
case 0:
readlong(ad,S2,S3);
mov_l_mr((uae_u32)temp_fp,S2);
delay2;
fmovi_rm(FS1,(uae_u32)temp_fp);
break;
case 1:
readlong(ad,S2,S3);
mov_l_mr((uae_u32)temp_fp,S2);
delay2;
fmovs_rm(FS1,(uae_u32)temp_fp);
break;
case 2:
readword(ad,S2,S3);
mov_w_mr(((uae_u32)temp_fp)+8,S2);
add_l_ri(ad,4);
readlong(ad,S2,S3);
mov_l_mr((uae_u32)(temp_fp)+4,S2);
add_l_ri(ad,4);
readlong(ad,S2,S3);
mov_l_mr((uae_u32)(temp_fp),S2);
delay2;
fmov_ext_rm(FS1,(uae_u32)(temp_fp));
break;
case 3:
return -1; /* Some silly "packed" stuff */
case 4:
readword(ad,S2,S3);
sign_extend_16_rr(S2,S2);
mov_l_mr((uae_u32)temp_fp,S2);
delay2;
fmovi_rm(FS1,(uae_u32)temp_fp);
break;
case 5:
readlong(ad,S2,S3);
mov_l_mr(((uae_u32)temp_fp)+4,S2);
add_l_ri(ad,4);
readlong(ad,S2,S3);
mov_l_mr((uae_u32)(temp_fp),S2);
delay2;
fmov_rm(FS1,(uae_u32)(temp_fp));
break;
case 6:
readbyte(ad,S2,S3);
sign_extend_8_rr(S2,S2);
mov_l_mr((uae_u32)temp_fp,S2);
delay2;
fmovi_rm(FS1,(uae_u32)temp_fp);
break;
default:
return -1;
}
return FS1;
}
/* return of -1 means failure, >=0 means OK */
STATIC_INLINE int put_fp_value (int val, uae_u32 opcode, uae_u16 extra)
{
uae_u16 tmp;
uaecptr tmppc;
int size;
int mode;
int reg;
uae_u32 ad;
static int sz1[8] = { 4, 4, 12, 12, 2, 8, 1, 0 };
static int sz2[8] = { 4, 4, 12, 12, 2, 8, 2, 0 };
if ((extra & 0x4000) == 0) {
fmov_rr((extra>>10)&7,val);
return 0;
}
mode = (opcode >> 3) & 7;
reg = opcode & 7;
size = (extra >> 10) & 7;
ad = -1;
switch (mode) {
case 0:
switch (size) {
case 6:
fmovi_mr((uae_u32)temp_fp,val);
delay;
mov_b_rm(reg,(uae_u32)temp_fp);
return 0;
case 4:
fmovi_mr((uae_u32)temp_fp,val);
delay;
mov_w_rm(reg,(uae_u32)temp_fp);
return 0;
case 0:
fmovi_mr((uae_u32)temp_fp,val);
delay;
mov_l_rm(reg,(uae_u32)temp_fp);
return 0;
case 1:
fmovs_mr((uae_u32)temp_fp,val);
delay;
mov_l_rm(reg,(uae_u32)temp_fp);
return 0;
default:
return -1;
}
case 1:
return -1; /* genuine invalid instruction */
default: break;
}
/* Let's make sure we get out *before* doing something silly if
we can't handle the size */
switch (size) {
case 0:
case 4:
case 5:
case 6:
case 2:
case 1:
break;
case 3:
default:
return -1;
}
switch (mode) {
case 2:
ad=S1;
mov_l_rr(ad,reg+8);
break;
case 3:
ad=S1;
mov_l_rr(ad,reg+8);
lea_l_brr(reg+8,reg+8,(reg == 7?sz2[size]:sz1[size]));
break;
case 4:
ad=S1;
lea_l_brr(reg+8,reg+8,-(reg == 7?sz2[size]:sz1[size]));
mov_l_rr(ad,reg+8);
break;
case 5:
{
uae_u32 off=(uae_s32)(uae_s16)comp_get_iword((m68k_pc_offset+=2)-2);
ad=S1;
mov_l_rr(ad,reg+8);
add_l_ri(ad,off);
break;
}
case 6:
{
uae_u32 dp=comp_get_iword((m68k_pc_offset+=2)-2);
ad=S1;
calc_disp_ea_020(reg+8,dp,ad,S2);
break;
}
case 7:
switch (reg) {
case 0:
{
uae_u32 off=(uae_s32)(uae_s16)comp_get_iword((m68k_pc_offset+=2)-2);
ad=S1;
mov_l_ri(ad,off);
break;
}
case 1:
{
uae_u32 off=comp_get_ilong((m68k_pc_offset+=4)-4);
ad=S1;
mov_l_ri(ad,off);
break;
}
case 2:
{
uae_u32 address=start_pc+((char *)comp_pc_p-(char *)start_pc_p)+
m68k_pc_offset;
uae_s32 PC16off =(uae_s32)(uae_s16)comp_get_iword((m68k_pc_offset+=2)-2);
ad=S1;
mov_l_ri(ad,address+PC16off);
break;
}
case 3:
return -1;
tmppc = m68k_getpc (®s);
tmp = next_iword (®s);
ad = get_disp_ea_020 (®s,tmppc, tmp);
break;
case 4:
{
uae_u32 address=start_pc+((char *)comp_pc_p-(char *)start_pc_p)+
m68k_pc_offset;
ad=S1;
mov_l_ri(ad,address);
m68k_pc_offset+=sz2[size];
break;
}
default:
return -1;
}
}
switch (size) {
case 0:
fmovi_mr((uae_u32)temp_fp,val);
delay;
mov_l_rm(S2,(uae_u32)temp_fp);
writelong_clobber(ad,S2,S3);
break;
case 1:
fmovs_mr((uae_u32)temp_fp,val);
delay;
mov_l_rm(S2,(uae_u32)temp_fp);
writelong_clobber(ad,S2,S3);
break;
case 2:
fmov_ext_mr((uae_u32)temp_fp,val);
delay;
mov_w_rm(S2,(uae_u32)temp_fp+8);
writeword_clobber(ad,S2,S3);
add_l_ri(ad,4);
mov_l_rm(S2,(uae_u32)temp_fp+4);
writelong_clobber(ad,S2,S3);
add_l_ri(ad,4);
mov_l_rm(S2,(uae_u32)temp_fp);
writelong_clobber(ad,S2,S3);
break;
case 3: return -1; /* Packed */
case 4:
fmovi_mr((uae_u32)temp_fp,val);
delay;
mov_l_rm(S2,(uae_u32)temp_fp);
writeword_clobber(ad,S2,S3);
break;
case 5:
fmov_mr((uae_u32)temp_fp,val);
delay;
mov_l_rm(S2,(uae_u32)temp_fp+4);
writelong_clobber(ad,S2,S3);
add_l_ri(ad,4);
mov_l_rm(S2,(uae_u32)temp_fp);
writelong_clobber(ad,S2,S3);
break;
case 6:
fmovi_mr((uae_u32)temp_fp,val);
delay;
mov_l_rm(S2,(uae_u32)temp_fp);
writebyte(ad,S2,S3);
break;
default:
return -1;
}
return 0;
}
/* return -1 for failure, or register number for success */
STATIC_INLINE int get_fp_ad (uae_u32 opcode, uae_u32 * ad)
{
uae_u16 tmp;
uaecptr tmppc;
int mode;
int reg;
uae_s32 off;
mode = (opcode >> 3) & 7;
reg = opcode & 7;
switch (mode) {
case 0:
case 1:
return -1;
case 2:
case 3:
case 4:
mov_l_rr(S1,8+reg);
return S1;
*ad = m68k_areg (®s, reg);
break;
case 5:
off=(uae_s32)(uae_s16)comp_get_iword((m68k_pc_offset+=2)-2);
mov_l_rr(S1,8+reg);
add_l_ri(S1,off);
return S1;
case 6:
return -1;
break;
case 7:
switch (reg) {
case 0:
off=(uae_s32)(uae_s16)comp_get_iword((m68k_pc_offset+=2)-2);
mov_l_ri(S1,off);
return S1;
case 1:
off=comp_get_ilong((m68k_pc_offset+=4)-4);
mov_l_ri(S1,off);
return S1;
case 2:
return -1;
*ad = m68k_getpc (®s);
*ad += (uae_s32) (uae_s16) next_iword (®s);
break;
case 3:
return -1;
tmppc = m68k_getpc (®s);
tmp = next_iword (®s);
*ad = get_disp_ea_020 (®s, tmppc, tmp);
break;
default:
return -1;
}
}
abort();
}
void comp_fdbcc_opp (uae_u32 opcode, uae_u16 extra)
{
FAIL(1);
return;
if (!currprefs.compfpu) {
FAIL(1);
return;
}
}
void comp_fscc_opp (uae_u32 opcode, uae_u16 extra)
{
uae_u32 ad;
int cc;
int reg;
if (!currprefs.compfpu) {
FAIL(1);
return;
}
#if DEBUG_FPP
write_log ("fscc_opp at %08lx\n", m68k_getpc (®s));
flush_log ();
#endif
if (extra&0x20) { /* only cc from 00 to 1f are defined */
FAIL(1);
return;
}
if ((opcode & 0x38) != 0) { /* We can only do to integer register */
FAIL(1);
return;
}
fflags_into_flags(S2);
reg=(opcode&7);
mov_l_ri(S1,255);
mov_l_ri(S4,0);
switch(extra&0x0f) { /* according to fpp.c, the 0x10 bit is ignored
*/
case 0: break; /* set never */
case 1: mov_l_rr(S2,S4);
cmov_l_rr(S4,S1,4);
cmov_l_rr(S4,S2,10); break;
case 2: cmov_l_rr(S4,S1,7); break;
case 3: cmov_l_rr(S4,S1,3); break;
case 4: mov_l_rr(S2,S4);
cmov_l_rr(S4,S1,2);
cmov_l_rr(S4,S2,10); break;
case 5: mov_l_rr(S2,S4);
cmov_l_rr(S4,S1,6);
cmov_l_rr(S4,S2,10); break;
case 6: cmov_l_rr(S4,S1,5); break;
case 7: cmov_l_rr(S4,S1,11); break;
case 8: cmov_l_rr(S4,S1,10); break;
case 9: cmov_l_rr(S4,S1,4); break;
case 10: cmov_l_rr(S4,S1,10); cmov_l_rr(S4,S1,7); break;
case 11: cmov_l_rr(S4,S1,4); cmov_l_rr(S4,S1,3); break;
case 12: cmov_l_rr(S4,S1,2); break;
case 13: cmov_l_rr(S4,S1,6); break;
case 14: cmov_l_rr(S4,S1,5); cmov_l_rr(S4,S1,10); break;
case 15: mov_l_rr(S4,S1); break;
}
if ((opcode & 0x38) == 0) {
mov_b_rr(reg,S4);
} else {
abort();
if (get_fp_ad (opcode, &ad) == 0) {
m68k_setpc (®s, m68k_getpc (®s) - 4);
op_illg (opcode, ®s);
} else
put_byte (ad, cc ? 0xff : 0x00);
}
}
void comp_ftrapcc_opp (uae_u32 opcode, uaecptr oldpc)
{
int cc;
FAIL(1);
return;
}
extern unsigned long foink3, oink;
void comp_fbcc_opp (uae_u32 opcode)
{
uae_u32 start_68k_offset=m68k_pc_offset;
uae_u32 off;
uae_u32 v1;
uae_u32 v2;
uae_u32 nh;
int cc;
if (!currprefs.compfpu) {
FAIL(1);
return;
}
if (opcode&0x20) { /* only cc from 00 to 1f are defined */
FAIL(1);
return;
}
if ((opcode&0x40)==0) {
off=(uae_s32)(uae_s16)comp_get_iword((m68k_pc_offset+=2)-2);
}
else {
off=comp_get_ilong((m68k_pc_offset+=4)-4);
}
mov_l_ri(S1,(uae_u32)
(comp_pc_p+off-(m68k_pc_offset-start_68k_offset)));
mov_l_ri(PC_P,(uae_u32)comp_pc_p);
/* Now they are both constant. Might as well fold in m68k_pc_offset */
add_l_ri(S1,m68k_pc_offset);
add_l_ri(PC_P,m68k_pc_offset);
m68k_pc_offset=0;
/* according to fpp.c, the 0x10 bit is ignored
(it handles exception handling, which we don't
do, anyway ;-) */
cc=opcode&0x0f;
v1=get_const(PC_P);
v2=get_const(S1);
fflags_into_flags(S2);
// mov_l_mi((uae_u32)&foink3,cc);
switch(cc) {
case 0: break; /* jump never */
case 1:
mov_l_rr(S2,PC_P);
cmov_l_rr(PC_P,S1,4);
cmov_l_rr(PC_P,S2,10); break;
case 2: register_branch(v1,v2,7); break;
case 3: register_branch(v1,v2,3); break;
case 4:
mov_l_rr(S2,PC_P);
cmov_l_rr(PC_P,S1,2);
cmov_l_rr(PC_P,S2,10); break;
case 5:
mov_l_rr(S2,PC_P);
cmov_l_rr(PC_P,S1,6);
cmov_l_rr(PC_P,S2,10); break;
case 6: register_branch(v1,v2,5); break;
case 7: register_branch(v1,v2,11); break;
case 8: register_branch(v1,v2,10); break;
case 9: register_branch(v1,v2,4); break;
case 10:
cmov_l_rr(PC_P,S1,10);
cmov_l_rr(PC_P,S1,7); break;
case 11:
cmov_l_rr(PC_P,S1,4);
cmov_l_rr(PC_P,S1,3); break;
case 12: register_branch(v1,v2,2); break;
case 13: register_branch(v1,v2,6); break;
case 14:
cmov_l_rr(PC_P,S1,5);
cmov_l_rr(PC_P,S1,10); break;
case 15: mov_l_rr(PC_P,S1); break;
}
}
/* Floating point conditions
The "NotANumber" part could be problematic; Howver, when NaN is
encountered, the ftst instruction sets bot N and Z to 1 on the x87,
so quite often things just fall into place. This is probably not
accurate wrt the 68k FPU, but it is *as* accurate as this was before.
However, some more thought should go into fixing this stuff up so
it accurately emulates the 68k FPU.
>=<U
0000 0x00: 0 --- Never jump
0101 0x01: Z --- jump if zero (x86: 4)
1000 0x02: !(NotANumber || Z || N) --- Neither Z nor N set (x86: 7)
1101 0x03: Z || !(NotANumber || N); --- Z or !N (x86: 4 and 3)
0010 0x04: N && !(NotANumber || Z); --- N and !Z (x86: hard!)
0111 0x05: Z || (N && !NotANumber); --- Z or N (x86: 6)
1010 0x06: !(NotANumber || Z); --- not Z (x86: 5)
1110 0x07: !NotANumber; --- not NaN (x86: 11, not parity)
0001 0x08: NotANumber; --- NaN (x86: 10)
0101 0x09: NotANumber || Z; --- Z (x86: 4)
1001 0x0a: NotANumber || !(N || Z); --- NaN or neither N nor Z (x86: 10 and 7)
1101 0x0b: NotANumber || Z || !N; --- Z or !N (x86: 4 and 3)
0011 0x0c: NotANumber || (N && !Z); --- N (x86: 2)
0111 0x0d: NotANumber || Z || N; --- Z or N (x86: 6)
1010 0x0e: !Z; --- not Z (x86: 5)
1111 0x0f: 1; --- always
This is not how the 68k handles things, though --- it sets Z to 0 and N
to the NaN's sign.... ('o' and 'i' denote differences from the above
table)
>=<U
0000 0x00: 0 --- Never jump
010o 0x01: Z --- jump if zero (x86: 4, not 10)
1000 0x02: !(NotANumber || Z || N) --- Neither Z nor N set (x86: 7)
110o 0x03: Z || !(NotANumber || N); --- Z or !N (x86: 3)
0010 0x04: N && !(NotANumber || Z); --- N and !Z (x86: 2, not 10)
011o 0x05: Z || (N && !NotANumber); --- Z or N (x86: 6, not 10)
1010 0x06: !(NotANumber || Z); --- not Z (x86: 5)
1110 0x07: !NotANumber; --- not NaN (x86: 11, not parity)
0001 0x08: NotANumber; --- NaN (x86: 10)
0101 0x09: NotANumber || Z; --- Z (x86: 4)
1001 0x0a: NotANumber || !(N || Z); --- NaN or neither N nor Z (x86: 10 and 7)
1101 0x0b: NotANumber || Z || !N; --- Z or !N (x86: 4 and 3)
0011 0x0c: NotANumber || (N && !Z); --- N (x86: 2)
0111 0x0d: NotANumber || Z || N; --- Z or N (x86: 6)
101i 0x0e: !Z; --- not Z (x86: 5 and 10)
1111 0x0f: 1; --- always
Of course, this *still* doesn't mean that the x86 and 68k conditions are
equivalent --- the handling of infinities is different, for one thing.
On the 68k, +infinity minus +infinity is NotANumber (as it should be). On
the x86, it is +infinity, and some exception is raised (which I suspect
is promptly ignored) STUPID!
The more I learn about their CPUs, the more I detest Intel....
You can see this in action if you have "Benoit" (see Aminet) and
set the exponent to 16. Wait for a long time, and marvel at the extra black
areas outside the center one. That's where Benoit expects NaN, and the x86
gives +infinity. [Ooops --- that must have been some kind of bug in my code.
it no longer happens, and the resulting graphic looks much better, too]
x86 conditions
0011 : 2
1100 : 3
0101 : 4
1010 : 5
0111 : 6
1000 : 7
0001 : 10
1110 : 11
*/
void comp_fsave_opp (uae_u32 opcode)
{
uae_u32 ad;
int incr = (opcode & 0x38) == 0x20 ? -1 : 1;
int i;
FAIL(1);
return;
if (!currprefs.compfpu) {
FAIL(1);
return;
}
#if DEBUG_FPP
write_log ("fsave_opp at %08lx\n", m68k_getpc (®s));
flush_log ();
#endif
if (get_fp_ad (opcode, &ad) == 0) {
m68k_setpc (®s, m68k_getpc (®s) - 2);
op_illg (opcode, ®s);
return;
}
if (currprefs.cpu_level >= 4) {
/* 4 byte 68040 IDLE frame. */
if (incr < 0) {
ad -= 4;
put_long (ad, 0x41000000);
} else {
put_long (ad, 0x41000000);
ad += 4;
}
} else {
if (incr < 0) {
ad -= 4;
put_long (ad, 0x70000000);
for (i = 0; i < 5; i++) {
ad -= 4;
put_long (ad, 0x00000000);
}
ad -= 4;
put_long (ad, 0x1f180000);
} else {
put_long (ad, 0x1f180000);
ad += 4;
for (i = 0; i < 5; i++) {
put_long (ad, 0x00000000);
ad += 4;
}
put_long (ad, 0x70000000);
ad += 4;
}
}
if ((opcode & 0x38) == 0x18)
m68k_areg (®s, opcode & 7) = ad;
if ((opcode & 0x38) == 0x20)
m68k_areg (®s, opcode & 7) = ad;
}
void comp_frestore_opp (uae_u32 opcode)
{
uae_u32 ad;
uae_u32 d;
int incr = (opcode & 0x38) == 0x20 ? -1 : 1;
FAIL(1);
return;
if (!currprefs.compfpu) {
FAIL(1);
return;
}
#if DEBUG_FPP
write_log ("frestore_opp at %08lx\n", m68k_getpc (®s));
flush_log (stdout);
#endif
if (get_fp_ad (opcode, &ad) == 0) {
m68k_setpc (®s, m68k_getpc (®s) - 2);
op_illg (opcode, ®s);
return;
}
if (currprefs.cpu_level >= 4) {
/* 68040 */
if (incr < 0) {
/* @@@ This may be wrong. */
ad -= 4;
d = get_long (ad);
if ((d & 0xff000000) != 0) { /* Not a NULL frame? */
if ((d & 0x00ff0000) == 0) { /* IDLE */
} else if ((d & 0x00ff0000) == 0x00300000) { /* UNIMP */
ad -= 44;
} else if ((d & 0x00ff0000) == 0x00600000) { /* BUSY */
ad -= 92;
}
}
} else {
d = get_long (ad);
ad += 4;
if ((d & 0xff000000) != 0) { /* Not a NULL frame? */
if ((d & 0x00ff0000) == 0) { /* IDLE */
} else if ((d & 0x00ff0000) == 0x00300000) { /* UNIMP */
ad += 44;
} else if ((d & 0x00ff0000) == 0x00600000) { /* BUSY */
ad += 92;
}
}
}
} else {
if (incr < 0) {
ad -= 4;
d = get_long (ad);
if ((d & 0xff000000) != 0) {
if ((d & 0x00ff0000) == 0x00180000)
ad -= 6 * 4;
else if ((d & 0x00ff0000) == 0x00380000)
ad -= 14 * 4;
else if ((d & 0x00ff0000) == 0x00b40000)
ad -= 45 * 4;
}
} else {
d = get_long (ad);
ad += 4;
if ((d & 0xff000000) != 0) {
if ((d & 0x00ff0000) == 0x00180000)
ad += 6 * 4;
else if ((d & 0x00ff0000) == 0x00380000)
ad += 14 * 4;
else if ((d & 0x00ff0000) == 0x00b40000)
ad += 45 * 4;
}
}
}
if ((opcode & 0x38) == 0x18)
m68k_areg (®s, opcode & 7) = ad;
if ((opcode & 0x38) == 0x20)
m68k_areg (®s, opcode & 7) = ad;
}
static fptype const_e=2.718281828; /* Got some more digits? */
static fptype const_log10_e=0.4342944819;
static fptype const_loge_10=2.302585093;
static fptype power10[]={1e0,1e1,1e2,1e4,1e8,1e16,1e32,1e64,1e128,1e256
#if USE_LONG_DOUBLE
, 1e512, 1e1024, 1e2048, 1e4096
#endif
};
/* 128 words, indexed through the low byte of the 68k fpu control word */
static uae_u16 x86_fpucw[]={
0x137f, 0x137f, 0x137f, 0x137f, 0x137f, 0x137f, 0x137f, 0x137f, /* p0r0 */
0x1f7f, 0x1f7f, 0x1f7f, 0x1f7f, 0x1f7f, 0x1f7f, 0x1f7f, 0x1f7f, /* p0r1 */
0x177f, 0x177f, 0x177f, 0x177f, 0x177f, 0x177f, 0x177f, 0x177f, /* p0r2 */
0x1b7f, 0x1b7f, 0x1b7f, 0x1b7f, 0x1b7f, 0x1b7f, 0x1b7f, 0x1b7f, /* p0r3 */
0x107f, 0x107f, 0x107f, 0x107f, 0x107f, 0x107f, 0x107f, 0x107f, /* p1r0 */
0x1c7f, 0x1c7f, 0x1c7f, 0x1c7f, 0x1c7f, 0x1c7f, 0x1c7f, 0x1c7f, /* p1r1 */
0x147f, 0x147f, 0x147f, 0x147f, 0x147f, 0x147f, 0x147f, 0x147f, /* p1r2 */
0x187f, 0x187f, 0x187f, 0x187f, 0x187f, 0x187f, 0x187f, 0x187f, /* p1r3 */
0x127f, 0x127f, 0x127f, 0x127f, 0x127f, 0x127f, 0x127f, 0x127f, /* p2r0 */
0x1e7f, 0x1e7f, 0x1e7f, 0x1e7f, 0x1e7f, 0x1e7f, 0x1e7f, 0x1e7f, /* p2r1 */
0x167f, 0x167f, 0x167f, 0x167f, 0x167f, 0x167f, 0x167f, 0x167f, /* p2r2 */
0x1a7f, 0x1a7f, 0x1a7f, 0x1a7f, 0x1a7f, 0x1a7f, 0x1a7f, 0x1a7f, /* p2r3 */
0x137f, 0x137f, 0x137f, 0x137f, 0x137f, 0x137f, 0x137f, 0x137f, /* p3r0 */
0x1f7f, 0x1f7f, 0x1f7f, 0x1f7f, 0x1f7f, 0x1f7f, 0x1f7f, 0x1f7f, /* p3r1 */
0x177f, 0x177f, 0x177f, 0x177f, 0x177f, 0x177f, 0x177f, 0x177f, /* p3r2 */
0x1b7f, 0x1b7f, 0x1b7f, 0x1b7f, 0x1b7f, 0x1b7f, 0x1b7f, 0x1b7f /* p3r3 */
};
void comp_fpp_opp (uae_u32 opcode, uae_u16 extra)
{
int reg;
int src;
if (!currprefs.compfpu) {
FAIL(1);
return;
}
switch ((extra >> 13) & 0x7) {
case 3: /* 2nd most common */
if (put_fp_value ((extra >> 7)&7 , opcode, extra) < 0) {
FAIL(1);
return;
}
return;
case 6:
case 7:
{
uae_u32 ad, list = 0;
int incr = 0;
if (extra & 0x2000) {
int ad;
/* FMOVEM FPP->memory */
switch ((extra >> 11) & 3) { /* Get out early if failure */
case 0:
case 2:
break;
case 1:
case 3:
default:
FAIL(1); return;
}
ad=get_fp_ad (opcode, &ad);
if (ad<0) {
FAIL(1);
#if 0
m68k_setpc (®s, m68k_getpc (®s) - 4);
op_illg (opcode, ®s);
#endif
return;
}
switch ((extra >> 11) & 3) {
case 0: /* static pred */
list = extra & 0xff;
incr = -1;
break;
case 2: /* static postinc */
list = extra & 0xff;
incr = 1;
break;
case 1: /* dynamic pred */
case 3: /* dynamic postinc */
abort();
}
while (list) {
uae_u32 wrd1, wrd2, wrd3;
if (incr < 0) { /* Predecrement */
fmov_ext_mr((uae_u32)temp_fp,fpp_movem_index2[list]);
delay;
sub_l_ri(ad,4);
mov_l_rm(S2,(uae_u32)temp_fp);
writelong_clobber(ad,S2,S3);
sub_l_ri(ad,4);
mov_l_rm(S2,(uae_u32)temp_fp+4);
writelong_clobber(ad,S2,S3);
sub_l_ri(ad,4);
mov_w_rm(S2,(uae_u32)temp_fp+8);
writeword_clobber(ad,S2,S3);
} else { /* postinc */
fmov_ext_mr((uae_u32)temp_fp,fpp_movem_index2[list]);
delay;
mov_w_rm(S2,(uae_u32)temp_fp+8);
writeword_clobber(ad,S2,S3);
add_l_ri(ad,4);
mov_l_rm(S2,(uae_u32)temp_fp+4);
writelong_clobber(ad,S2,S3);
add_l_ri(ad,4);
mov_l_rm(S2,(uae_u32)temp_fp);
writelong_clobber(ad,S2,S3);
add_l_ri(ad,4);
}
list = fpp_movem_next[list];
}
if ((opcode & 0x38) == 0x18)
mov_l_rr((opcode & 7)+8,ad);
if ((opcode & 0x38) == 0x20)
mov_l_rr((opcode & 7)+8,ad);
} else {
/* FMOVEM memory->FPP */
int ad;
switch ((extra >> 11) & 3) { /* Get out early if failure */
case 0:
case 2:
break;
case 1:
case 3:
default:
FAIL(1); return;
}