forked from skiffich/3D_Cube444_Attiny2313
-
Notifications
You must be signed in to change notification settings - Fork 0
/
main.asm
466 lines (409 loc) · 7.2 KB
/
main.asm
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
;
; cube060217asm.asm
;
; Created: 06.02.2017 10:47:23
; Author : petre
;
.def PortStat = R18
.def val = R20
.def ShiftVal = R21
.def loopInc = R22
.def temp = R25
.def Rval = R24
.def Rval2 = R30
; Replace with your application code
start:
ldi R17, 0xFF
out DDRB, R17
sbi PORTB, 2 ;ST_CP =1;
ldi PortStat,0x01
ldi Rval, 0
ldi Rval2, 0
ldi temp, 5
;rjmp rain
Spin:
ldi Rval, 0
ldi Rval2, 1
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 0
ldi Rval2, 3
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 0
ldi Rval2, 7
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 0
ldi Rval2, 15
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 0
ldi Rval2, 143
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval2, 143
ldi Rval, 8
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval2, 143
ldi Rval, 136
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval2, 143
ldi Rval, 200
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval2, 143
ldi Rval, 232
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval2, 143
ldi Rval, 248
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval2, 143
ldi Rval, 249
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 249
ldi Rval2, 159
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 249
ldi Rval2, 191
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 249
ldi Rval2, 255
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval2, 255
ldi Rval, 253
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval2, 255
ldi Rval, 255
rcall REGWRITE
ldi R27, 0xF0
rcall delay
;________________________________________________
ldi Rval, 253
ldi Rval2, 255
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 249
ldi Rval2, 255
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 249
ldi Rval2, 191
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 249
ldi Rval2, 159
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 249
ldi Rval2, 143
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 248
ldi Rval2, 143
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 232
ldi Rval2, 143
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 200
ldi Rval2, 143
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 136
ldi Rval2, 143
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 8
ldi Rval2, 143
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 0
ldi Rval2, 143
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 0
ldi Rval2, 15
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 0
ldi Rval2, 7
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 0
ldi Rval2, 3
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 0
ldi Rval2, 1
rcall REGWRITE
ldi R27, 0xF0
rcall delay
ldi Rval, 0
ldi Rval2, 0
rcall REGWRITE
ldi R27, 0xF0
rcall delay
dec temp
cpi r25, 0
brne goto1
rjmp nogoto1
goto1: rjmp spin
nogoto1:
ldi temp, 5
Rain:
ldi Rval, 33
ldi Rval2, 4
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 20
ldi Rval2, 32
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 72
ldi Rval2, 130
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 34
ldi Rval2, 17
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 144
ldi Rval2, 72
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 4
ldi Rval2, 5
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 72
ldi Rval2, 33
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 36
ldi Rval2, 138
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 130
ldi Rval2, 33
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 40
ldi Rval2, 66
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 68
ldi Rval2, 136
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 137
ldi Rval2, 16
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 34
ldi Rval2, 2
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 68
ldi Rval2, 33
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 17
ldi Rval2, 8
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
ldi Rval, 130
ldi Rval2, 20
rcall REGWRITE
rcall RainLays
ldi R27, 0xF0
rcall delay
dec temp
cpi temp, 0 ; 3
brne goto2
rjmp nogoto2
goto2: rjmp rain
nogoto2:
rjmp start
RainLays:
andi PortStat, 0b00000111
ori PortStat, 0b01000000
out PORTB, PortStat
ldi R27, 0xF0
rcall delay
ldi R27, 0x70
rcall delay
andi PortStat, 0b01100111
ori PortStat, 0b01100000
out PORTB, PortStat
ldi R27, 0xF0
rcall delay
ldi R27, 0x70
rcall delay
andi PortStat, 0b00100111
ori PortStat, 0b00110000
out PORTB, PortStat
ldi R27, 0xF0
rcall delay
ldi R27, 0x70
rcall delay
andi PortStat, 0b00010111
ori PortStat, 0b00011000
out PORTB, PortStat
ldi R27, 0xF0
rcall delay
ldi R27, 0x70
rcall delay
andi PortStat, 0b00001111
ori PortStat, 0b00001000
out PORTB, PortStat
ldi R27, 0xF0
rcall delay
ldi R27, 0x70
rcall delay
andi PortStat, 0b00000111
out PORTB, PortStat
ldi R27, 0xF0
rcall delay
ldi R27, 0x70
rcall delay
ret
RegWrite: ; value = (Rval - HIGH Byte) (Rval2 - LOW Byte)
; SH_CP - PORTB.0 ; DS - PORTB.1 ; ST_CP - PORTB.2
rcall _RegWrite
mov Rval, Rval2
rcall _RegWrite
sbi PORTB, 2 ; ST_CP = 1
RET
_RegWrite: ; value = Rval
; SH_CP - PORTB.0 ; DS - PORTB.1 ; ST_CP - PORTB.2
; int i; for(loopInc = 7; loopInc >= 0; loopInc--)
ldi loopInc, 0x07 ; loopInc = 8
;cbi PORTB, 2 ; ST_CP = 0
RegWriteLoop:
; PORTB|=(((val>>i)&0x01)<<pinDS)
mov R19, Rval
mov ShiftVal, loopinc
rcall RSH ; val>>i
ldi R17, 0x01
and R19, R17 ; (val>>i)&0x01
ldi ShiftVal, 0x01
rcall LSH ; (((val>>i)&0x01)<<pinDS)
or PortStat, R19 ; PORTB|=(((val>>i)&0x01)<<pinDS)
out PORTB, PortStat
sbi PORTB, 0 ; SH_CP = 1
ldi R17, 0b11111000
and PortStat, R17
out PORTB, PortStat
dec loopInc ; loopInc--
cpi loopInc, 0 ; loopInc >= 0 ?
brne RegWriteLoop ; if loopInc >= 0, do it again
;do it for loopInc == 0------------------------------------------
mov R19, Rval
ldi R17, 0x01
and R19, R17 ; (val>>i)&0x01
ldi ShiftVal, 0x01
rcall LSH ; (((val>>i)&0x01)<<pinDS)
or PortStat, R19 ; PORTB|=(((val>>i)&0x01)<<pinDS)
out PORTB, PortStat
sbi PORTB, 0 ; SH_CP = 1
ldi R17, 0b11111000
and PortStat, R17
out PORTB, PortStat
;-----------------------------------------------------------------
;sbi PORTB, 2 ; ST_CP = 1
RET
LSH : ; R19 << ShiftVal
ShiftLoop:
lsl R19 ; left shift r19
dec ShiftVal
cpi ShiftVal, 0
brne ShiftLoop ; if ShiftVal >= 0, do it again
RET
RSH : ; R19 << ShiftVal
ShiftLoop2:
lsr R19 ; left shift r19
dec ShiftVal
cpi ShiftVal, 0
brne ShiftLoop2 ; if ShiftVal >= 0, do it again
RET
delay: ; R27 - ms
dec R27 ; 1
ldi R16, 0x58; 2
loopDelay:
dec R16 ; 2
nop ; 3
cpi R16, 0 ; 4
brne loopDelay ; 4 (5)
cpi R27, 0 ; 3
brne delay ; 4 (5)
RET