Skip to content

Commit ce78a98

Browse files
author
Michael Bonilla
authored
Add files via upload
1 parent 246ba31 commit ce78a98

24 files changed

+4062
-0
lines changed

‎8_bit_bus.circ

Lines changed: 1486 additions & 0 deletions
Large diffs are not rendered by default.

‎8_bit_bus_w_negate.circ

Lines changed: 1480 additions & 0 deletions
Large diffs are not rendered by default.

‎Comp_Arch_first_assignment.pdf

200 KB
Binary file not shown.

‎Final_examination_CA_sp16.pdf

225 KB
Binary file not shown.

‎First.circ

Lines changed: 160 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,160 @@
1+
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
2+
<project source="2.7.1" version="1.0">
3+
This file is intended to be loaded by Logisim (http://www.cburch.com/logisim/).
4+
<lib desc="#Wiring" name="0"/>
5+
<lib desc="#Gates" name="1"/>
6+
<lib desc="#Plexers" name="2"/>
7+
<lib desc="#Arithmetic" name="3"/>
8+
<lib desc="#Memory" name="4">
9+
<tool name="ROM">
10+
<a name="contents">addr/data: 8 8
11+
0
12+
</a>
13+
</tool>
14+
</lib>
15+
<lib desc="#I/O" name="5"/>
16+
<lib desc="#Base" name="6">
17+
<tool name="Text Tool">
18+
<a name="text" val=""/>
19+
<a name="font" val="SansSerif plain 12"/>
20+
<a name="halign" val="center"/>
21+
<a name="valign" val="base"/>
22+
</tool>
23+
</lib>
24+
<main name="main"/>
25+
<options>
26+
<a name="gateUndefined" val="ignore"/>
27+
<a name="simlimit" val="1000"/>
28+
<a name="simrand" val="0"/>
29+
</options>
30+
<mappings>
31+
<tool lib="6" map="Button2" name="Menu Tool"/>
32+
<tool lib="6" map="Button3" name="Menu Tool"/>
33+
<tool lib="6" map="Ctrl Button1" name="Menu Tool"/>
34+
</mappings>
35+
<toolbar>
36+
<tool lib="6" name="Poke Tool"/>
37+
<tool lib="6" name="Edit Tool"/>
38+
<tool lib="6" name="Text Tool">
39+
<a name="text" val=""/>
40+
<a name="font" val="SansSerif plain 12"/>
41+
<a name="halign" val="center"/>
42+
<a name="valign" val="base"/>
43+
</tool>
44+
<sep/>
45+
<tool lib="0" name="Pin">
46+
<a name="tristate" val="false"/>
47+
</tool>
48+
<tool lib="0" name="Pin">
49+
<a name="facing" val="west"/>
50+
<a name="output" val="true"/>
51+
<a name="labelloc" val="east"/>
52+
</tool>
53+
<tool lib="1" name="NOT Gate"/>
54+
<tool lib="1" name="AND Gate"/>
55+
<tool lib="1" name="OR Gate"/>
56+
</toolbar>
57+
<circuit name="main">
58+
<a name="circuit" val="main"/>
59+
<a name="clabel" val=""/>
60+
<a name="clabelup" val="east"/>
61+
<a name="clabelfont" val="SansSerif plain 12"/>
62+
<wire from="(500,320)" to="(500,390)"/>
63+
<wire from="(190,480)" to="(190,490)"/>
64+
<wire from="(230,190)" to="(350,190)"/>
65+
<wire from="(230,130)" to="(350,130)"/>
66+
<wire from="(350,110)" to="(350,120)"/>
67+
<wire from="(350,270)" to="(350,280)"/>
68+
<wire from="(350,370)" to="(350,380)"/>
69+
<wire from="(350,180)" to="(350,190)"/>
70+
<wire from="(350,120)" to="(350,130)"/>
71+
<wire from="(330,300)" to="(330,320)"/>
72+
<wire from="(330,320)" to="(500,320)"/>
73+
<wire from="(250,390)" to="(350,390)"/>
74+
<wire from="(170,390)" to="(170,480)"/>
75+
<wire from="(330,340)" to="(430,340)"/>
76+
<wire from="(410,130)" to="(510,130)"/>
77+
<wire from="(410,190)" to="(510,190)"/>
78+
<wire from="(330,340)" to="(330,370)"/>
79+
<wire from="(150,390)" to="(150,420)"/>
80+
<wire from="(160,250)" to="(160,280)"/>
81+
<wire from="(250,280)" to="(350,280)"/>
82+
<wire from="(160,280)" to="(190,280)"/>
83+
<wire from="(330,300)" to="(350,300)"/>
84+
<wire from="(330,370)" to="(350,370)"/>
85+
<wire from="(410,280)" to="(430,280)"/>
86+
<wire from="(410,390)" to="(430,390)"/>
87+
<wire from="(130,280)" to="(130,390)"/>
88+
<wire from="(170,480)" to="(190,480)"/>
89+
<wire from="(130,390)" to="(150,390)"/>
90+
<wire from="(430,240)" to="(430,280)"/>
91+
<wire from="(150,390)" to="(170,390)"/>
92+
<wire from="(170,390)" to="(190,390)"/>
93+
<wire from="(140,280)" to="(160,280)"/>
94+
<wire from="(230,280)" to="(250,280)"/>
95+
<wire from="(230,390)" to="(250,390)"/>
96+
<wire from="(430,390)" to="(430,440)"/>
97+
<wire from="(130,220)" to="(140,220)"/>
98+
<wire from="(130,280)" to="(140,280)"/>
99+
<wire from="(190,390)" to="(200,390)"/>
100+
<wire from="(190,280)" to="(200,280)"/>
101+
<wire from="(120,130)" to="(130,130)"/>
102+
<wire from="(130,190)" to="(200,190)"/>
103+
<wire from="(130,130)" to="(200,130)"/>
104+
<wire from="(430,280)" to="(430,340)"/>
105+
<wire from="(430,280)" to="(500,280)"/>
106+
<wire from="(430,390)" to="(500,390)"/>
107+
<wire from="(140,220)" to="(140,280)"/>
108+
<wire from="(130,130)" to="(130,190)"/>
109+
<comp lib="5" loc="(120,130)" name="Button">
110+
<a name="label" val="I/O"/>
111+
</comp>
112+
<comp lib="1" loc="(410,190)" name="NAND Gate"/>
113+
<comp lib="5" loc="(150,420)" name="LED">
114+
<a name="facing" val="north"/>
115+
<a name="color" val="#2773f0"/>
116+
<a name="offcolor" val="#fafafa"/>
117+
</comp>
118+
<comp lib="5" loc="(430,240)" name="LED">
119+
<a name="facing" val="south"/>
120+
<a name="color" val="#2f68f0"/>
121+
</comp>
122+
<comp lib="5" loc="(510,190)" name="LED">
123+
<a name="color" val="#3295f0"/>
124+
</comp>
125+
<comp lib="1" loc="(250,390)" name="NAND Gate"/>
126+
<comp lib="1" loc="(410,130)" name="NAND Gate"/>
127+
<comp lib="6" loc="(154,126)" name="Text">
128+
<a name="text" val="S=0"/>
129+
</comp>
130+
<comp lib="5" loc="(430,440)" name="LED">
131+
<a name="facing" val="north"/>
132+
<a name="color" val="#325cf0"/>
133+
</comp>
134+
<comp lib="1" loc="(230,190)" name="NOT Gate"/>
135+
<comp lib="6" loc="(237,347)" name="Text">
136+
<a name="text" val="D-Type"/>
137+
</comp>
138+
<comp lib="6" loc="(154,184)" name="Text">
139+
<a name="text" val="R=0"/>
140+
</comp>
141+
<comp lib="5" loc="(130,280)" name="Button">
142+
<a name="label" val="I/O"/>
143+
<a name="labelcolor" val="#348ffc"/>
144+
</comp>
145+
<comp lib="1" loc="(230,130)" name="NOT Gate"/>
146+
<comp lib="1" loc="(410,280)" name="NAND Gate"/>
147+
<comp lib="1" loc="(250,280)" name="NAND Gate"/>
148+
<comp lib="0" loc="(200,500)" name="Clock"/>
149+
<comp lib="5" loc="(160,250)" name="LED">
150+
<a name="facing" val="south"/>
151+
<a name="color" val="#466af0"/>
152+
<a name="offcolor" val="#fafafa"/>
153+
</comp>
154+
<comp lib="0" loc="(130,220)" name="Pin">
155+
<a name="tristate" val="false"/>
156+
</comp>
157+
<comp lib="1" loc="(410,390)" name="NAND Gate"/>
158+
<comp lib="5" loc="(510,130)" name="LED"/>
159+
</circuit>
160+
</project>

‎Hex_

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
v2.0 raw
2+
0 8040000 8040100 804000 4a04000 400000 200 1080000
3+
2 2000002 4000000 4000400 68aa0000 68aa0800 68cc0000 68cc1000
4+
60000008 61000008 60000010 62000010 4000000 4002000 80000000

‎Hex_w_negate

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
v2.0 raw
2+
0 8040000 8040100 48040000 2040000 2 1000000 4
3+
2000000 4000000 800 4 1000000 8010000 2000000 4000000
4+
1000 80000000

0 commit comments

Comments
 (0)